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Abstract
This thesis focuses on the design of power- and area-efficient parallel integrated re-
ceivers for multiple antenna wireless LAN systems. These receivers are part of an
indoor parallel radio system that achieves 1 gigabit per second data rates and enables
high bandwidth wireless communication between portable user devices and a high
speed wired internet connection.
Since a critical aspect for efficiency is that an optimal number of transceivers be
used to meet system requirements, this thesis first considers power dissipation and
area. consumption for parallel integrated transceivers. It develops parallel transceiver
power dissipation and area consumption models that are functions of distance, data
rate, and noise figure and incorporate the behavior of a multiple-input, multiple-
output channel and power dissipation and area consumption values for typical RF
circuits. These models properly balance benefits of multiple antennas with draw-
backs due to parallel radio overhead. Their application shows that the combined
transceiver power dissipation can actually decrease with more antennas and also pro-
vides a circuits-based number of antennas upper bound that has not been established
previously. The thesis then proposes a solution that applies multiple antenna signal-
to-noise ratio (SNR) gain at the receiver to reduce its power dissipation and area
consumption. SNR gain trades noise figure for power- and area-efficient circuits. The
implementation of a, single chip 5.22-GHz area-efficient parallel receiver RFIC that
shows practical application of these models, SNR gain, and area-efficient circuits is
demonstrated. The context of this design comes from the Wireless Gigabit Local Area
Network (WiGLAN). It's system characteristics such as a wide 150 MHz bandwidth
and parallel radios uniquely determine a WiGLAN parallel receiver design.
Thesis Supervisor: Charles G. Sodini
Title: Professor
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Chapter 1
Introduction
Investigations into the benefits of parallel radios, especially in the case of multi-
ple transmit, multiple receive systems for broadband communications, tie heavily to
a characterization of a multiple-input-multiple-output (MIMO) channel [1] and de-
velopments of space-time processing [2, 3, 4] and smart antennas [5, 6]. As these
endeavors begin to mature, a next step considers the associated radio frequency (RF)
hardware designs [2].
To begin, it is necessary to understand that power dissipation and area con-
sumption for transceiver circuits are important concerns for multiple antenna sys-
tems. Table 1.1 lists percent power dissipation for an integrated 802.11a single radio
chipset [7, 8, 9, 10]. The table shows that a transmitter and local oscillator con-
sumes 75% of total radio power dissipation in transmit mode while a receiver and
local oscillator consumes nearly 50% of total radio power dissipation in receive mode.
The radio uses a, transmitter that consists of programmable gain amplifiers, a pair
Transmit Mode: Receive Mode:
Transmitter 61% Receiver 28%
Local Oscillator 14% Local Oscillator 20%
Digital-to-Analog Converter 5% Analog-to-Digital Converter 24%
Digital Signal Processor 20% Digital Signal Processor 27%
Total 100% 1 Total 100%
Table 1.1: Percent power dissipation for a typical 802.11a radio [7, 8, 9, 10]
Transmitter 10%
Receiver 15%
Local Oscillator 7%
Analog-to-Digital Converter 5%
Digital-to-Analog Converter 5%
Digital Signal Processor 58%
Total 1 100%
Table 1.2: Percent area consumption for a typical 802.11a radio [7, 8, 9, 10]
Process(nm) Cell Size(/um 2) Memory Size(Mbit) Chip Size(mm 2) Release
130 2.45 18 103 March 00
90 1.0 50 109 February 02
65 0.57 70 110 April 04
45 0.346 153 119 January 06
Table 1.3: Intel SRAM test chips. The cell size trend shows roughly a 50% size decrease
every 2 years [11].
of intermediate frequency image-reject mixers, radio frequency mixer, and a power
amtplifier and a receiver that consists of a low noise amplifier, radio frequency mixer,
intermediate frequency quadrature mixers, and programmable gain amplifiers. These
circuits along with the local oscillator form a transceiver and their power dissipation
represent significant portion of total radio power dissipation. If an approximation
for a multiple antenna, system represents some multiple of these percentages, a first
step to reduce radio power dissipation for multiple antenna systems then begins with
minimization of transceiver power dissipation.
Table 1.2 lists percent area consumption for the same 802.11a single radio. Unlike
percent power dissipation, the digital signal processor consumes the most chip area
at 58%. A transmitter, receiver, and local oscillator together occupy 32% the total
area. In terms of area, it seems that multiple antenna systems should focus on the
processor. To do so, however, neglects recent trends in technology scaling that shrink
digital circuits and increase transistor density. As an example, Table 1.3 lists physical
cell, memory, and chip sizes for Intel's SRAM test chips that are forerunners for their
processors [11]. The data shows roughly a 50% cell size decrease every 2 years. Given
a recent release for a 153 Mbit SRAM that uses 0.346 pnm2 cell and has more than
one billion transistors, it is likely that processor area. is not a cost driver for future
multiple antenna, systems [12].
The situation is quite different for transceiver circuits. A technology roadmap
observes that obstacles to future passive integration are roadblocks to successful RF,
analog, and mixed signal implementations [13]. A key point is that large value in-
ductors and capacitors, as energy storage devices, require large area to achieve a, high
quality factor, or Q and therefore circuits that use them are inherently large [14]. Sim-
ply put, this implies that technology scaling does not shrink RF circuits. Therefore,
similar to power dissipation, a significant step for multiple antenna systems minimizes
area, consumption for transceiver circuits.
This thesis takes steps to reduce power dissipation and area consumption for RF
circuits in multiple antenna systems. Specifically, it investigates the design of power-
and area-efficient parallel integrated receivers for a gigabit wireless LAN system. Since
this design exploits the parallelism of the radio channel, the implementation allows
the development of design methods specific to parallel radios and incorporates con-
siderations for single chip integration and radio system design. This thesis proposes
a, system solution that utilizes multiple antenna signal-to-noise ratio (SNR) gain to
minimize power dissipation and area consumption for parallel integrated receivers.
To illustrate its application, it first develops power dissipation and area consumption
models that incorporate SNR gain. The thesis also introduces circuits that trade SNR
gain for lower power dissipation and area consumption. In the sections to follow, a
brief overview of the main ideas of the thesis is given. More detailed discussions are
found in the respective chapters.
1.1 WiGLAN Parallel Receiver System
The Wireless Gigabit Local Area Network (WiGLAN) is a current research project
at the Massachusetts Institute of Technology that explores various techniques and
approaches at the system and circuit levels that would allow indoor wireless com-
munication at data rates of 1 gigabit per second [15]. In particular, it uses parallel
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Figure 1-1: Wireless Gigabit Local Area Network
radios, 150 MHz bandwidth at 5.22 GHz, Orthogonal Frequency Division Multiplex-
ing (OFDM), and adaptive modulation. WiGLAN's parallel radios exploit spatially
independent multi-path signal propagation to relax necessary SNR for low bit error
rates. OFDM allows more efficient use of a wide bandwidth while adaptive modula-
tion seeks to efficiently use a time-varying fading channel.
As shown in Fig. 1-1, WiGLAN consists of a network controller that is connected
by wire to the Next Generation Internet (NGI). The controller communicates wire-
lessly with various appliances that exist throughout the indoor home or office environ-
ment using an attached multiple antenna WiGLAN adapter. Application of OFDM
allows the controller to determine and allocate a number of sub-carriers to each ap-
pliances depending on their rate requirements. At the appliances, low and high data
rate devices use single and multiple antenna WiGLAN adapters, respectively.
Chapter 2 examines a WiGLAN parallel receiver system. It determines that a
digital intermediate frequency (IF) receiver best meets the requirements for parallel
receivers. A digital IF receiver architecture avoids analog quadrature downconversion
and eliminates IQ mismatch. However, since the WiGLAN receiver uses a heterodyne
architecture, it must reject an image signal before performing frequency translation.
An integrated Q-enhanced filter rejects this image signal and provides for a, fully inte-
grated solution. The WiGLAN receiver also implements singular value decomposition
(SVD) in its digital processor to exploit the benefits of multiple antennas for spatial
diversity. SVD decomposes the MIMO channel matrix into equivalent parallel chan-
nels but requires that the transmitter knows the channel. WiGLAN parallel receivers
characterize and send back channel information to the transmitters to meet this need.
1.2 Power and Area Models
Considering a, probabilistic channel alone, it appears that more antennas are always
better for multiple antenna systems. An uncoded MxN antenna system in a rich-
scattering Rayleigh fading environment has maximum diversity MN and a bit er-
ror rate that is proportional to SNR-" N [16]. Each additional antenna favorably
increases diversity and lowers bit error rate for a given SNR though there is less in-
cremental diversity gain with each additional antenna. To determine a lower bound,
[17] considers a system that operates in this rich-scattering channel and determines
the minimum number of antennas that is sufficient to support various data and error
rates. To determine an upper bound, [18] considers both the scattering condition
for the channel and the area constraints for the transmit and receive antenna ar-
rays. More clusters of scatterers increase the number of parallel subchannels while
for a, given wireless device's area, as the number of antennas increases, spacings be-
tween antennas decreases and the antennas eventually become correlated and degrade
channel parallelism.
The first part of Chapter 3 develops a power dissipation model that adds transceiver
power dissipation to the results from [17] to determine the optimal number of anten-
nas for a multiple antenna system. This represents the most effective efficiency as
it proposes to use only the number of antennas that is necessary to meet system re-
quirements. Similar to [17], this thesis assumes a rich-scattering channel in order to
focus on implementation tradeoffs. A method that considers the channel condition to
determine the number of antennas is given in [18]. This chapter adapts a. transceiver
energy model presented in [19] for a wireless microsensor network to a general multiple
antenna wireless LAN system by considering equal time operation for transmitter and
receiver and incorporating a multiplication constant N that represents the number of
antennas. The model determines an optimal number of antennas by capturing a de-
crease in RF transmit power due to increasing diversity with the increase in overhead
power from each additional transceiver.
This part of the chapter also develops an area consumption model. This model
simply adds area consumption for all the individual transceiver circuits to give a total.
An area. consumption model ensures that an optimal number of antennas that satisfies
power dissipation and system requirements does not exceed available chip area.
1.3 SNR Gain and Its Application
SNR gain represents a relaxation in necessary SNR for a multiple antenna system
given the same data and bit error rates and operating conditions as a single transmit,
single receive (1xl) antenna system. An advantage of SNR gain is that it increases
transmission range for a wireless system without additional transmit signal power.
This aspect has been thoroughly exploited by transceiver [20, 21] and receiver [22, 23]
designers.
The second part of Chapter 3 proposes applying portions of SNR gain to lower
power dissipation and area consumption for parallel transceivers as shown in Fig. 1-2.
At the transmitter, SNR gain is applied to lower RF transmit signal power. Less
RF power lowers power dissipation for a power amplifier (PA) which then lowers
transceiver power dissipation. Since PA power dissipation represents a large portion
of transceiver power dissipation, the reduction is significant. For the situation when
RF transmit signal power generation dominates transceiver power dissipation, com-
bined power dissipation for multiple transceivers decreases with more antennas. This
implies, for example, that total power dissipation for two or more transceivers can
actually be less than the power dissipation for one transceiver. At the receiver, SNR
gain is applied to relax noise figure. This allows usage of receive circuits that trade
power dissipation and area consumption for noise. This latter portion of the thesis is
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also reported in [24, 25].
Since the parallel transceiver power dissipation model includes multiple antenna
SNR in its calculation, it inherently incorporates SNR gain to reduce the RF transmit
signal power. To account for the other two SNR gain parameters, minor modifications
to both power dissipation and area consumption models are necessary. Application of
SNR gain to reduce receiver operating power requires that the power dissipation model
incorporates the resulting higher noise figure and lower receiver operating power.
Similarly, application of SNR gain to reduce receiver area consumption requires that
the power dissipation model incorporates the resulting higher noise figure and that
the area, consumption model captures the lower receiver area consumption. These
requirements simply imply introducing multiplication factors for power dissipation
and area, consumption and associating appropriate noise figures with them.
Embedding SNR gain within power dissipation and area consumption models al-
lows its proper application. For example, at short distances, RF transmit power
generation represents a small portion of transceiver power dissipation. In this situ-
ation, where transmit signal power is not dominant, a transceiver power dissipation
model shows that it is better to apply SNR gain to relax noise figure and lower re-
ceiver operating power. In another situation, available chip area may be insufficient
to support the optimal number of antennas. A transceiver area consumption model,
for this case, suggests application of SNR gain to lower chip area while a transceiver
power dissipation model assesses the impact.
1.4 Minimal Power and Area Circuits
SNR gain application at the receiver requires circuits that are able to trade noise
for lower power dissipation and area consumption. Chapter 4 introduces a variable
power low noise amplifier (VPLNA) and area-efficient low noise amplifier (LNA) to
answer this need. A VPLNA lowers its power dissipation when there is sufficient SNR
gain to support a, resulting higher noise figure. Lower power dissipation results from
using a lower bias current either through adaptively controlling the current source or
switching to an amplifier gain branch that consumes less current. Lower current yields
less gain which then degrades noise figure for a VPLNA with adaptive current source
while a. lower gain branch has higher noise figure for multiple gain branch VPLNA.
An area-efficient LNA consumes little chip area since it uses on-chip resistors instead
of physically large on-chip inductors in its design. However, as resistors contribute
additional noise, an area-efficient LNA also requires sufficient SNR gain to support
its higher noise figure.
1.5 Area-efficient Parallel Receiver RFIC
Application of power dissipation and area consumption models, SNR gain, and area-
efficient circuits produces an area-efficient single-chip parallel receiver RFIC test chip
for WiGLAN. Chapter 5 presents this chip that has four parallel receivers and their
shared circuits. Each receiver has a low noise amplifier, Q-enhanced image reject
notch filter, mixer, and local oscillator amplifier but shares a global local oscillator
amplifier and distribution circuits for bias and filter tuning. Measurement shows
that one receiver occupies an active area less than 1 mm 2, provides 14 dB gain, and
consumes 50 mW. On-chip image filters have rejections better than 30 dB at the
image frequency. This portion of the thesis is also reported in [26].
1.6 Thesis Outline
For the rest of the thesis, brief descriptions for the chapters are as follow.
* Chapter 2 presents a parallel receiver system that uses digital IF and integrated
Q-enhanced image filters and implements SVD within its digital processor to
achieve spatial diversity gain.
* Chapter 3 develops the consumption models for parallel transceivers. It begins
first with a single transceiver models and extends to parallel transceiver models
based on spatial diversity. Using these models, this chapter examines in greater
detail power and area tradeoffs for SNR gain and show their relationships to
number of transceivers, distance, and noise figure.
* Chapter 4 presents variable power and area-efficient circuits. A variable power
LNA lowers its power dissipation to lower transceiver power dissipation. An
area-efficient LNA cost effectively enables parallel transceiver implementation
on-chip. Both circuits applies SNR gain to relax noise figure requirements.
* Chapter 5 applies power dissipation and area consumption models together
with area-efficient circuits to implement a parallel receiver chip with minimal
transceiver power dissipation.
* Chapter 6 reviews the thesis contributions and discusses possible future research
directions.

Chapter 2
WiGLAN Parallel Receiver System
This chapter introduces the WiGLAN parallel receiver system. It consists of mul-
tiple antennas, parallel radio frequency (RF) receivers, analog-to-digital converters
(ADCs), and a MIMO-OFDM digital signal processor (DSP) as shown in Fig. 2-
1. With multiple antennas, each WiGLAN parallel receiver experiences spatially
independent fading. It is through this independence that WiGLAN exploits the par-
allelism of an indoor wireless channel. Each antenna has a digital intermediate fre-
quency (IF) receiver to convert signals from RF to a low IF and a time-interleaved
ADC array to digitize an entire 150 MHz bandwidth [27]. This maintains the paral-
lelism on-chip and also avoids analog quadrature downconversion. Inputs from each
receiver then feed a MIMO-OFDM DSP that applies singular value decomposition
(SVD) to achieve SNR gain [17]. In the sections to follow, this chapter discusses the
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characteristics of an indoor wireless channel, presents WiGLAN digital IF receiver,
ADC, and DSP. and concludes with baseband bit error rate (BER) simulation re-
sults [17] that become critical inputs to the power dissipation and area consumption
models.
2.1 Wireless Channel
WiGLAN operates in an indoor wireless channel as typically found in home and
business office environments. Characteristics of these environments include multiple
partitions that prevent line of sight communication, small objects that scatter signals
throughout, and people whose movements create motion in the channel. In such en-
vironments, WiGLAN uses multiple antennas to improve its link quality and applies
OFDM so that it may operate at 5.22 GHz with a wide 150 MHz bandwidth. Since
both of these techniques tie closely to the nature of the channel, the following discus-
sion begins with a description of a wireless channel and then shows how WiGLAN
uses this channel to achieve reliable high data rate wireless communication.
2.1.1 Multipath Propagation and Fading
In addition to a direct path, radio waves propagate from the transmitter to the receiver
by reflection, diffraction, and scattering. Fig. 2-2 shows these mechanisms between
a. single transmitter and two receivers. Reflection occurs when a wave encounters a
large object when compared to its wavelength. Depending on the properties of the
object and angle of incidence, portions or all of the wave reflect back. For example,
if the wave impinges on a perfect conductor, total reflection occurs. On the other
hand, if it encounters a dielectric, then part of the wave reflects while the other part
refracts into the dielectric. Diffraction occurs when there is a sharp obstruction along
the path. The wave bends around the corner of the obstruction such that a receiver
in the shadow of the obstruction can detect the signal. Scattering occurs when the
wave either encounters a rough surface or small objects compared to its wavelength.
The resulting reflected waves spread out in all directions. Due to these propagation
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Figure 2-2: Multi-path propagation and fading for two receivers
mechanisms, a receiver at one location detects a signal that is a combination of waves
that travelled different paths of varying lengths from the transmitter to the receiver.
This type of propagation is known as multipath propagation [28].
As a result of multipath propagation, multiple versions of the transmitted signal
arrive at the receiver with various time delays and attenuations. This results in the
spreading of the modulation symbol in time and is referred to as time dispersion.
The standard deviation of the time spread is termed rms delay spread. In addition,
movements within the channel produce a time varying channel that spreads the fre-
quency components of the signal. This effect is known as frequency dispersion and
the spread is specifically called the Doppler spread. The Doppler spread expands a
single frequency tone into a spectrum and is a function of the velocity of motion and
the signal wavelength.
Fading is a rapid fluctuation in the instantaneous received signal amplitude over
a small travel distance or time. The right side of Fig. 2-2 shows the signal am-
plitudes for the two receivers that experience independent fading versus time. The
impact of fading on a wireless system is a function of both the channel characteristics
and the transmitted signal. If the modulation bandwidth is less than the coherence
bandwidth, that is, the bandwidth for which the channel affects all the signal fre-
quencies equally, the signal experiences flat fading. Viewed in the time domain, flat
fading implies that the symbol period is greater than the rms delay spread. If the
modulation bandwidth exceeds the coherence bandwidth, the signal experiences fre-
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quency selective fading and the channel affects the signal frequencies unequally and
produces intersymbol interference. Viewed in the time domain, frequency selective
fading implies that the symbol period is less than the rms delay spread. In a separate
phenomenon, if the symbol period is less than the channel coherence time, that is,
the period of time for which the channel affects all portions of the signal equally, the
signal experiences slow fading. Viewed in the frequency domain, slow fading implies
that the modulation bandwidth is greater than the Doppler spread. If, on the other
hand, the symbol period is greater than the channel coherence time, the signal expe-
riences fast fading. A fast fading channel is a channel that changes faster than the
signal and results in distortion seen in time as unequal effects on the symbol dur-
ing its period. Viewed in the frequency domain, fast fading implies the modulation
bandwidth is less than the Doppler spread.
In a rich scattering environment, there exist parallel subchannels in space that
create multiple inputs and multiple outputs for the channel. This allows parallel
radios to implement spatial multiplexing and diversity. Due to multipath, each trans-
mit antenna sees effectively a different channel and simultaneously transmits with
the same frequency band. At the receivers, the channel matrix allows the receivers
to extract the spatial signatures of the transmitted signals. Spatial multiplexing ex-
ploits the parallel subchannels to achieve high data rate transmissions by dividing
a high rate data stream into several lower rate parallel data streams that transmit
through a different antenna element separated by physical distance. At the parallel
receivers, linear combinations of the received signals are spatially equalized, processed
to retrieve the sub-streams, and then combined to recover the original data stream.
For spatial diversity, parallel subchannels also exist between the parallel transmitters
and receivers as in spatial multiplexing. However, space-time coding encodes the
same signal differently and transmits each coded stream through a different antenna.
Therefore, for a MIMO system, as shown in Fig. 2-3, if the parallel streams consist
of different data, spatial multiplexing is achieved. On the other hand, if the same
streams are redundantly transmitted as shown in Fig. 2-4, then spatial diversity is
achieved. In order to exploit a MIMO channel, the receivers must be able to deter-
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mine the spatial signatures of the transmitted signals. As will be shown later, this is
accomplished through the application of singular value decomposition (SVD).
Although a spatial multiplexing or diversity system uses an array of antennas, it
is not a beamforming system. Certainly the individual antennas themselves could
be similarly isotropic. However, a beamforming system uses an array of antennas to
create a strong radiation pattern in the desired direction. A beamforming system also
works relatively well in line-of-sight communication systems such satellites and point-
to-point microwave links. Its antenna array does not need to exploit multipath signal
propagation since the system enhances the line-of-sight transmit signal itself. This
implies that a beamforming system does not depend on a MIMO channel. On the
other hand, multiple antennas for spatial multiplexing and diversity systems require
multipath signal propagation and normally operate in non line-of-sight situations.
2.1.2 WiGLAN System in a Fading Channel
At 5 GHz in an indoor environment, WiGLAN operates in a frequency selective but
slow fading channel. It accounts for this channel behavior to achieve high data rate
reliable communication as follow.
Fading: WiGLAN uses multiple antennas to apply spatial diversity and over-
come deep fades. Multiple antennas at antenna spacings greater than half
wavelengths experience independent fading [1, 3]. Therefore, for multiple re-
ceive antennas, it is possible that while one receive antenna experiences a deep
fade, another captures a strong signal. As the number of antennas increases,
the chances that all receive antennas experiencing a deep fade significantly de-
creases. While it is certainly possible to achieve similar gains using time or
frequency diversity, with multiple antennas, WiGLAN reaps the benefits of di-
versity without increasing time delay and frequency bandwidth. In time diver-
sity, a data, repeats its transmission with time spacings exceeding the coherence
time. Although this allows each transmission to experience a different fading,
a receiver using time diversity must wait for all transmissions to complete. In
frequency diversity, data repeats its transmission on different carriers that are
more than a coherence bandwidth apart. Similar to time diversity, each fre-
quency transmission experiences a different fading. However, using frequency
diversity without decreasing data rates requires more frequency spectrum.
Since WiGLAN applies spatial diversity instead of multiplexing, it sacrifices
multiple antenna capacity for diversity gain. In [17], it was shown that at high
SNR, the change in capacity, AC, is given as
AC M 0.33kASNR, (2.1)
where k represents the number of parallel subchannels and is equivalent to N
antennas for an NxN system and ASNR is given in dB. The relation implies
that every 3 dB decrease in the SNR requirements due to spatial diversity costs
k b/s/Hz in capacity. It is important to note that WiGLAN is a high diversity
system that achieves gigabit per second data rates by using a wide frequency
bandwidth and does not implement spatial multiplexing.
* Frequency selective fading: With its wide 150 MHz bandwidth, a WiGLAN
transmission at 5.22 GHz experiences frequency selective fading. To overcome
this impairment, WiGLAN applies OFDM and breaks its band into 1 MHz
frequency bins. This bandwidth is well below the 4 MHz coherence bandwidth
for 5-GHz non-line of sight [29] so that effectively, each modulated OFDM
subcarrier experiences flat fading.
* Slow fading: An indoor environment has little motion and results in a slow
fading channel. WiGLAN takes advantage of this situation and applies adaptive
modulation for each OFDM subcarrier. With adaptive modulation, the receive
node characterizes the channel for each subcarrier and transmits this informa-
tion back to the transmit node. The transmit node then adjusts modulation
order for each subcarrier corresponding to the SNR that the channel supports.
WiGLAN does not use a subcarrier with very poor SNR in order to reduce errors
due to outage. For a subcarrier with good SNR, WiGLAN applies higher order
modulation in order to increase data rates. Since the channel changes slowly, a
transmit node can use a particular rate for some time before another channel
measurement is necessary. This minimizes overhead for adaptive modulation.
Near 5 GHz, the coherence time is around 24 ms with actual transmission time
for WiGLAN set at 10 ms [30].
2.2 Digital IF Receiver
WiGLAN uses a digital IF receiver that simplifies and removes many analog impair-
ments. A digital IF receiver recovers in-phase (I) and quadrature (Q) components
after digitization and avoids analog gain and phase matching issues for wide band-
width and between parallel receivers. However, a digital IF receiver has an image
problem that requires filtering. An integrated Q-enhanced image filter eliminates us-
age of an off-chip image filter and provides a fully integrated solution without resorting
to direct conversion.
2.2.1 IQ Mismatch
A direct conversion receiver converts a signal at RF directly to baseband frequency.
It simplifies RF receiver integration because it has no image and uses low pass filters
at its outputs that are amenable to integration. However, a direct conversion receiver
implements analog quadrature downconversion and therefore inherently has IQ mis-
match. Fig. 2-5 shows an analog quadrature downconverter that uses quadrature LO
signals and two separate branches with each branch consisting of a mixer and low
pass filter. The top branch retrieves a I signal while a bottom branch retrieves a
Q, or 900 out of phase, signal. These two components together provide amplitude
and phase information that are sufficient to reconstruct the transmitted signal. An
amplitude error e and phase error AO arise through LO paths and between the two
branches and cause shift and rotation, respectively, as shown in Fig. 2-6, and given
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Figure 2-5: Analog quadrature downconversion with gain and phase error paths
as [31]
XBBa,(t) =a 1 + - cos - b 1 + sin (2.2)
XBB,Q(t) = -a 1 - -sin AO + b 1 - cos (2.3)21) 2 2 2
where received signal xi. = acoswct + bsinwct and a and b are either -1 or +1.
Simulations for a direct conversion receiver that uses 64-QAM modulation in an
OFDM WLAN system show that IQ mismatch at c=1% and A¢=10 has a 2 dB SNR
degradation at bit error rate of 10- 5 [32]. An IQ mismatch of e=10% and A¢=10'
produces a bit error rate floor of 10-1 independent of higher SNR.
A digital IF receiver eliminates IQ mismatch since, as shown in Fig. 2-7, quadra-
ture downconversion comes after analog-to-digital conversion [33]. A digital sinewave
generator produces quadrature LO signals for the I and Q branches and digital mul-
tipliers replace mixers. There are no gain and phase errors through either digital LO
paths or the two branches so that e =0 and AO -0 and (2.2) and (2.3) become
XBB,I = a and XBB,Q = b. Additionally, since a digital IF receiver is a heterodyne
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Figure 2-7: A digital IF receiver and digital IQ retrieval.
receiver, it solves or eliminates other problems unique to a direct conversion receiver
that include dc offset, 1/f noise, and LO feedthrough [34].
2.2.2 Integrated Q-enhanced Image Filter
A conventional heterodyne receiver uses off-chip filters for its RF, image, and IF
filtering needs (see filters in Fig. 2-7). Discrete components such as low loss ceramic
filters and high Q surface-acoustic-wave (SAW) filters provide a proper balance of
minimum insertion loss and high selectivity [35] and their utilization increases as the
the wireless industry grows [36]. For WiGLAN parallel receivers, however, to use an
off chip filter for the image rejection requires that the signal be taken off chip after
a. low noise amplifier (LNA) and then brought back on-chip before the mixer. High
frequency operation along with board parasitics makes off-chip impedance matching
difficult [37]. The level of difficulty further increases with parallel receivers, as multiple
matches must be made per receiver. This latter requirement also increases chip power
dissipation and area consumption due to matching and driver circuits.
To avoid these complications, a WiGLAN receiver uses an integrated Q-enhanced
notch filter to reject the image frequency. An integrated Q-enhanced notch filter
applies active circuits to overcome losses for on-chip inductors and improves its Q.
Additionally, it enables high image rejection with a low IF by placing a notch directly
at the image frequency. With low IF and since a WiGLAN receiver digitizes its
entire bandwidth, an anti-alias filter that is part of the ADC becomes a sufficient IF
filter. A WiGLAN receiver can still use an off-chip RF filter before the LNA since its
inputs come from off-chip antennas. An off-chip RF filter does not add complexity
but requires that the LNA presents a correct terminal impedance for the filter.
In general, a choice for a receiver's output frequency considers a trade between the
capabilities to perform image rejection and IF channel selection. Fig. 2-8 illustrates
this trade. An image signal at WIM and a desired RF signal at WRF are symmetric
with respect to the LO signal at wLO. Frequency downconversion implies a translation
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for these two signals to a lower frequency WIF given as
WIF - IWRF - WLOI = IWIM - WLO I (2.4)
By symmetry, an image signal exists at two times IF away from a desired RF signal.
A higher IF implies that an image is farther away from the desired RF signal and
experiences greater attenuation from a bandpass image filter. However, at higher IF,
the filter requires a larger Q to select the same channel bandwidth. As an example,
consider a simple one resonator bandpasss filter whose bandwidth W is given as
W IF
Q' (2.5)
where WIF is the IF center frequency and Q represents its quality factor. Increasing
WIF requires that filter's quality factor to increase proportionally in order to maintain
W. High Q inductors and therefore high Q filters are difficult to achieve on-chip. To
improve IF channel selection, it would be better to lower the IF frequency so that a
lower Q still achieves W. For this latter situation, however, the image moves closer
to a desired RF signal and the image filter provides little attenuation.
A double conversion receiver, as shown in Fig. 2-9, breaks the relation between
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image rejection and IF channel selection. Its first frequency downconversion uses a
high IF at WIF1 that maximizes image rejection at wIM1. A second downconversion to
a low IF at WIF2 allows a low Q IF Filter 2 to perform IF channel selection or, in the
WiGLAN case, a low pass filter to select an entire bandwidth. However, this receiver
requires two mixers and two distinct LO signal frequencies and adds an additional IF
filter that can be a challenge to integrate. In [38], the authors demonstrate a third
order Q-enhanced LC bandpass filter chip at 2140 MHz with 60 MHz bandwidth and
0 dB insertion loss [38]. Unfortunately, this single-ended filter consumes 2 mm 2 chip
area and is not favorable for area-efficient parallel receivers.
An image reject receiver also provides image rejection with a low IF. It does so
by cancelling an image through quadrature mixing, as shown in Fig. 2-10. Including
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negative frequency components, an input consists of an image at WIMA and -JWIM and
a desired RF signal at WRF and -WRF. Quadrature LO signals cos WLOt and sin WLot
produce tones at wLO and -wLO whose amplitudes are evident by rewriting the LO
signals as sums of exponential functions as follow.
1 1
cos wLOt - e-w-ot + _e-jwLot (2.6)2 2
sin WLOt = eLo + e-wUot (2.7)2 2
Mixing with these LO signals translates input signals to WIF and -WIF. For sin WLOt,
frequency translation also results in a negative amplitudes for the desired signal at
-WIF and image signal at WIF. If inputs are cosines, trigonometry verifies this result.
For example, a translated desired signal is given as
1 1(sin wLot)(cOS WRFt) = - sin (wLO + WRF) t + - sin (WLO - WRF) t. (2.8)2 2
A first term with WLO + WRF disappears with low pass filtering while a second term
becomes negative, that is, sin(wLo - WRF)t = - sin(wRF - WLO)t since WRF > WLO.
Similarly, processing an image signal produces I sin (wLO - WIMu) t. These signals then
pass through a 90' phase shift that flips signs for components at -WIF. A summer
adds this result with the result from cosine branch and mathematically cancels the
unwanted image but reinforces the desired signal. This architecture has been shown
to contribute 36 dB image frequency rejection with a 5-GHz RF signal and a low 250
MHz IF frequency [39]. However, the quadrature mixing operation suffers from the
same IQ mismatch as an analog quadrature downconverter. In fact, [31] notes that
IQ mismatch degrades the performance of an image reject receiver architecture more
than even a direct conversion receiver. The WiGLAN digital IF receiver avoids using
an image reject receiver architecture for the same reasons it does not use a direct
conversion receiver.
A Q-enhanced notch filter provides high image rejection and allows usage of a
low IF receiver without using a double conversion or image reject receiver. Fig. 2-11
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Figure 2-11: Receiver with Q-enhanced notch filter for image rejection
shows a receiver with a Q-enhanced notch filter that simply places a notch at the
image frequency and a low pass filter at IF that allows selection of an entire band.
A Q-enhanced notch filter has been shown to achieve over 50 dB image rejection at
the image frequency of 2.5 GHz for a 1.9-GHz receiver [40]. This filter uses a series
LC resonator in-between two transistors in cascode amplifier configuration to create a
notch. With the LC resonant frequency set at the image frequency, a low impedance
short-circuits an undesired image to ground but passes a desired RF signal. The
amount of image rejection, or the depth of the notch, depends heavily on the Q of
the LC resonator. Therefore, Q-enhancement maximizes rejection. This filter and
its variation appear as part of an LNA [41], [42], [43] and in 5-GHz wireless LAN
receivers [44], [45], [46]. Chapter 5 gives design details for a cross-coupled PMOS
Q-enhanced notch filter that produces image rejection for the WiGLAN digital IF
receiver.
2.3 Analog-to-Digital Converter
A WiGLAN digital IF receiver takes advantage of a high performance, wide band-
width, massively parallel time-interleaved ADC array [27]. This array consists of 128
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Figure 2-12: An M-channel time-interleaved ADC array [47]
14-bit pipeline ADCs, a continuous background digital calibration for gain, offset,
and timing skew errors, and a back-end digital interpolation to cancel timing skew.
A time-interleaved converter array achieves high speed analog-to-digital conversion
similar to a flash converter but is significantly more area efficient because it does
not require 2n comparators for n-bit conversion [47]. Fig. 2-12 shows the operation
of an M-channel time-interleaved ADC [48]. A main sample-and-hold (S/H) circuit
samples and holds an input signal Vin at rate o0. The array consists of S/H and n-bit
ADC channels 1 through M with clocks 01 to OM that use a rate 1/M of q0 and a
respective delay to each other equal to the period of 0o. Essentially, each converter
gets a successive sample such that effectively it appears as a single converter is op-
erating at rate of o0. The issues for large channel time-interleaved ADC array are
mismatches between ADC channels and clock and signal interconnects. To counter
these issues, WiGLAN ADC splits the array into 16 blocks of 8 ADC channels and
calibrates per block. Additionally, it uses signals multiplexed onto a single line for
each block to reduce signal interconnect and a single master clock with distributed
local gating scheme to reduce clock interconnect.
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Figure 2-13: Simplified diagram for WiGLAN receive digital processor
2.4 Multiple Antenna Digital Processor
WiGLAN parallel receivers utilize a digital processor that processes multiple OFDM
symbols from each antenna and performs SVD for each OFDM subcarrier. Fig. 2-13
shows a simplified block diagram for the digital processor. The processor consists of
N OFDM demodulators to support N parallel receivers and a single MIMO decoder
that compares outputs from these demodulators and produces an output data stream.
The discussions to follow present an overview of OFDM and SVD and conclude with
results from [17] that specify bit error rate performance for WiGLAN.
2.4.1 Orthogonal Frequency Division Multiplexing
WiGLAN uses OFDM as a multi-carrier modulation and multiple access technique to
accomplish frequency multiplexing and enable adaptive modulation per subcarrier.
Dependent upon the rates and quality of service requirements for individual appli-
ances, WiGLAN allocates a number of subcarriers to each appliance. In an OFDM
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Figure 2-14: An OFDM demodulator
system, a digital signal processor through a Discrete Fourier Transform generates
multiple carriers and eliminates the need for multiple carrier generation with analog
techniques [49]. The orthogonality of the carriers avoids frequency guardbands and
achieves spectral efficiency. However, a time guardband is necessary to maintain or-
thogonality and shows up in the form of a cyclic prefix that appends the data stream.
This guardband is chosen to be larger than the rms delay spread to eliminate inter-
symbol interference but its use decreases the effective data rates. An off the shelf
single-input, single-output (SISO) WiGLAN implementation uses a time guardband
that is 25% of the OFDM symbol period [50]. At 1 MHz subcarrier spacings, this
gives a 1 ps period and a 250 ns time guardband that represents several times the
delay spread of a typical office environment at 40 to 70 ns [49]. For this implemen-
taion, with 128 subcarriers and 256-QAM, the time guardband shrinks the data rate
from 1.024 Gb/s to 819.2 Mb/s.
An OFDM demodulator is shown in Fig. 2-14. It takes a serial output from the
ADC and performs synchronization for timing and frequency offsets. Afterwards, it
removes the cyclic prefix and applies serial to parallel conversion. The set of parallel
data streams feed an Inverse Fast Fourier Transform (IFFT) which is an efficient
implementation for an Inverse Discrete Fourier Transform. The IFFT extracts the
transmit data for each subcarrier and then outputs to a parallel to serial converter
that then sends out a serial data. stream.
In order to successfully implement OFDM at the receivers, the subcarriers must
remain orthogonal. Loss of orthogonality results if the transmitters and receivers do
not use exactly the same frequencies [49]. This implies that carrier phase noise and
frequency offset degrade orthogonality and produce intercarrier interference (ICI).
Besides selecting a crystal oscillator pair at the transmitter and the receiver that
closely match in frequencies [50], an OFDM system uses cyclic extension, training
symbols, and pilots to synchronize and maintain orthogonality [49, 50].
2.4.2 Singular Value Decomposition
WiGLAN applies SVD to achieve SNR gain. Since SVD works for any configuration
of antennas, it provides system design flexibility. Additionally, it allows immediate
packet decoding. This implies less memory usage and computation for WiGLAN digi-
tal processor. The following discussion extends results from [12, 16, 51] to decompose
a MIMO channel using SVD for one OFDM subcarrier:
A received signal vector y for OFDM subcarrier k is given as
y(k) = H(k)x(k) + w(k), (2.9)
where x(k) and w(k) are transmit signal and additive Gaussian noise vectors and
channel matrix H(k) is given as
hil(k) ... hlM(k)
H(k) = . (2.10)
hNl(k) "... hNM(k)
A channel response hij(k) exists between receiver i and transmitter j for OFDM
subcarrier k in an M-transmit, N-receiver system.
With SVD, H(k) decomposes to
H(k) = U(k)A(k)V*(k), (2.11)
where U(k) and V(k) are NxN and MxM unitary matrices, respectively, and V*(k)
represents the conjugate transpose of V(k). Columns of U(k) are eigenvectors of
H(k)HT(k) and columns of V(k) are eigenvectors of HT(k)H(k). NxM diagonal
matrix A(k) consists of singular values Al(k) through A,rLi, (k) of H(k) with nmin =
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Figure 2-15: Baseband SVD system with parallel subchannels [16]. Noise * is included
in the channel.
min(M, N). These values are square roots of nonzero eigenvalues of both H(k)HT(k)
and HT(k)H(k) and represent nmin parallel channels. Rewriting y(k) as y(k) gives
y(k) = A(k)k(k) + i-(k), (2.12)
where
~y(k) = U*(k)y(k), (2.13)
i(k) = V*(k)x(k), (2.14)
v (k) = U*(k)w(k). (2.15)
With SVD, a MIMO vector channel becomes parallel, independent scalar sub-
channels, or eigenmodes, as shown in Fig. 2-15 [16] and given as
yi(k) = Ai(k) (k) + &w(k), (2.16)
for i = 1... . nmin
Pre-filter V for transmit and post-filter U for receive are necessary to imple-
ment SVD. A pre-filter V requires the transmitter to know the channel. This means
that the transmit node knows amplitude and phase response for each OFDM sub-
carrier [12]. A transmit node can estimate channel state information (CSI) from
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the packets it receives from the particular receive node. This is known as implicit
feedback and requires a reciprocal channel. However, with MIMO-specific gain and
phase mismatches between analog transmitters and receivers, reciprocity suffers and
circuit calibration is necessary [52, 53]. Such calibrations are challenges to MIMO
transceiver RFIC design [20]. To avoid these issues, WiGLAN receive node measures
and sends channel information back to the transmit node. Although this explicit
feedback requires additional packets or fields to carry CSI [52], it may be possible to
incorporate CSI within the WiGLAN adaptive modulation routine.
Through A(k), SVD generalizes a maximal ratio combiner. This allows WiGLAN
parallel receivers to avoid using analog approaches such as LO phase shifter [22],
multi-phase LO and phase selectors [54], and Cartesian combining with invertible
variable gain amplifiers [23]. These analog approaches combine signals before the
digital processor and thus limit multiple antenna systems to spatial diversity applica-
tions. Furthermore, they are applicable for narrowband systems to counter flat fading
but not applicable for wide bandwidth systems such as WiGLAN with its frequency
selective fading. Most importantly, though, these analog approaches increase com-
plexity for RF circuits and add significant chip area and power consumption. Due
to wide bandwidth and a desire to implement a power- and area-efficient design, an
analog combiner approach is not suitable for WiGLAN parallel receivers.
2.4.3 Bit Error Rate Performance
Essential inputs to the power dissipation and area consumption models are WiGLAN
bit error rate (BER) performances versus SNR. These inputs come from [17] which
performs a baseband BER simulation in Matlab. This simulation generates a bit-
stream using a pseudo random binary sequence (PRBS) generator as its data source,
sends this stream through WiGLAN baseband system and channel models, and com-
pares the output of the demodulator at the receiver with the output of the data source.
It calculates BER as the number of error bits received divided by the total number
of bits sent. For any NxN system, the simulation repeats the output of the data
source through all N transmitters. This BER simulation uses a Monte Carlo analysis
which, for large number of bits, produces a steady state BER. It determines BER
for various SNR. values by sweeping noise power but fixing signal power. Additional
considerations and assumptions for the baseband BER simulation are as follow.
* The indoor channel is rich in scatterers and the number of parallel subchannels
is given by nmin where nmin=min(M,N) for a M-transmit, N-receive antenna
system.
* Simulation uses only one OFDM bin and assumes it experiences flat fading. The
system data rate is equivalent to data rate for one bin times the number of bins
within the bandwidth. In [17], there are 150 bins in 150 MHz bandwidth. An
implementation that uses only 128 bins, or has 128 MHz for signal bandwidth
and 22 MHz for analog filter roll-off, has lower data rates but does not affect
simulation validity.
* Each uncorrelated channel coefficient hij (as given in section 2.4.2) has Rayleigh
distributed amplitude and uniformly distributed phase. This is a normal as-
sumption for wireless systems in a non line-of-sight Rayleigh fading channel.
* Independent fades occur on a per packet basis. This assumption simplifies
the simulation or otherwise it becomes intractable to account for different fades
within the packet period. Given a certain coherence time, it is certainly possible
to choose a packet length that meets this assumption.
Fig. 2-16 plots BER simulation results for a four-transmit, four-receive (4x4) and
a single-transmit, single-receive (lxl) antenna system. These systems use 64-QAM
modulation and uncoded transmissions. The 4x4 system applies maximum diversity
by repeating the same data stream on all four parallel channels. Es/No represents
average signal energy over noise variance and is equivalent to SNR when the symbol
rate is set to bandwidth. At very low SNR, both systems have high BER because noise
dominates the transmission and many decision errors result. In a lxl system, a very
high SNR is necessary to achieve low BER because deep fades in the channel cause
outages. In a 4x4 system, a combination of transmit and receive spatial diversity add
.N:
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Figure 2-16: Bit error rates versus signal-to-noise ratio in terms of signal energy Es over
noise variance No for 1xl and 4x4 uncoded systems in Rayleigh channel with 64-QAM.
4x4 system uses maximum spatial diversity. SNR gain is the difference in SNR between a
1xl and any M transmit, N receive (MxN) antenna for a specific bit error rate.
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Rate (Mb/s):
NxN 1000 900 540
lxl 48.30 45.96 39.26
2x2 31.30 28.89 21.57
3x3 27.62 25.19 17.80
4x4 25.76 23.33 15.90
5x5 24.50 22.07 14.63
6x6 23.51 21.09 13.67
7x7 22.76 20.33 12.85
Table 2.1: Es/No values in dB for BER=10 - 3, uncoded, and
tion [17]
Table 2.2:
tion [17]
Rate (Mb/s):
NxN 1000 900 540
lxl 68.61 66.35 59.99
2x2 37.09 34.68 27.35
3x3 31.06 29.16 21.64
4x4 29.17 26.74 19.27
5x5 27.70 25.25 17.68
6x6 26.70 24.25 16.62
7x7 25.40 23.01 15.74
Es/No values in dB for BER=10 - 5 , uncoded, and
with adaptive modula-
with adaptive modula-
redundancy to the system and lower the outage probability such that a low BER is
achievable without high SNR. A comparison of the 4x4 and 1xl systems at BER=10 -5
shows that a 4x4 system requires about 40 dB less SNR to achieve the same BER
as a 1xl system. Redefining this difference as a gain, then a 4x4 maximum diversity
system with 64-QAM and uncoded transmission has 40 dB SNR gain at BER=10 -5 .
In this thesis, SNR gain is defined as the amount of SNR relaxation a M-transmit,
N-receive (MxN) antenna system achieves with spatial diversity over a lxl antenna
system at the same BER and data rate.
Tables 2.1 and 2.2 list simulated Es/No in dB for NxN antenna systems with
BER=10-3 and BER=10 - 5 , respectively [17]. The tables present only uncoded trans-
missions. Coded transmissions are complex to analyze since coding adds overhead
and varies with the optimality of the code. Reported data rates result from multi-
plying an adaptive modulation average throughput by bandwidth. As an example,
WiGLAN requires an average throughput of 6.67 b/s/Hz to achieve 1 Gb/s with 150
MHz [17]. For 256, 64, 16, and 4-QAM, the rates are 8, 6, 4, and 2 b/s/Hz. Therefore,
this average throughput requires either a channel with high SNR or significant SNR
gain such that adaptive modulation chooses mostly 256-QAM. The BER simulation
uses a normalized average power for each QAM modulation [17] and produces SNR
values that consist of an average symbol energy over noise variance. This fits well with
the power dissipation model which uses averages in its calculation such as average
transmit power and path loss. The tables report SNR values only for NxN systems,
that is systems with the number of transmitters set equal to the number of receivers,
or M=N. For these systems, parallel radios fully exploit all parallel channels. In all
discussions to follow in this thesis, N antennas or transceivers are part of a NxN
antenna system.
Fig. 2-17 plots SNR gain using values from the two tables for 540 and 1000 Mb/s
data rates. As evident in this figure and the previous Fig. 2-16, lower BER has
higher SNR gain values. Specifically, SNR gains at BER= 10- 5 are about 16 dB more
than gains at BER=10 - 3 for N>1. The selection of a BER target for WiGLAN is
dependent upon the details of the system design. In [17], a multiple antenna WiGLAN
operates with 1% packet error for packets with a size of 1000 bits. This gives system
bit error rate at 10- 5. Implementations [30, 50] use BER at 10-3 for their single
antenna designs. For multiple antenna systems, it is advantageous to choose lower
BER for larger SNR gain since this is where the benefits from multiple antennas
become significant. In the chapters to follow, this thesis choose BER=10-5, but it
must be noted that the models developed in this thesis are valid and applicable for
any BER.
2.5 Summary
This chapter presents a WiGLAN parallel receiver system. It discusses the design for
the digital IF receiver, a high speed, massively parallel analog-to-digital converter,
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Figure 2-17: SNR gain at BER=10 - 5 (SOLID) and BER=10- 3 (DASH) for N antennas
and data rates 540 and 1000 Mb/s
and a multiple antenna digital signal processor. In moving forward, three major
points to keep in mind are:
* WiGLAN uses a digital IF receiver that eliminates IQ mismatch. This re-
ceiver incorporates an integrated Q-enhanced image reject notch filter that avoid
tradeoffs between RF and IF filters without resorting to direct conversion, dou-
ble conversion or image reject receivers. Later it will be shown that its first
circuit, the low noise amplifier, enables SNR gain application at the receiver.
* WiGLAN uses a very wide bandwidth at 5.22 GHz. It applies OFDM for multi-
carrier modulation and multiple access by allocating a variable number of bins
per user. OFDM simplifies equalization, achieves spectral efficiency, accom-
plishes frequency multiplexing, and enables adaptive modulation per subcarrier.
* WiGLAN uses multiple antennas and applies SVD to achieve SNR gain. With
SNR gain, WiGLAN achieves very low BER without high SNR. In the chapters
to follow, SNR gain is shown to be an integral part of the power dissipation
model. Lower power dissipation and area consumption for parallel transceivers
become possible with SNR gain.
Chapter 3
Power Dissipation and Area
Consumption Models
This chapter shows how to apply SNR gain to reduce transceiver power dissipation
and area consumption. It begins by developing models for a single transceiver and
then extends them to parallel transceivers. It incorporates spatial diversity into these
models and describes the relations between power dissipation and various system
parameters such as distance, receive noise figure, and number of antennas before
applying them to reduce transmit signal power, receiver operating power, and receiver
chip area. Additionally, this chapter shows that similar models are applicable to
parallel radios on a single chip.
3.1 Single Transceiver Models
A single RF transceiver consists of three main sections: local oscillator, transmitter,
and receiver as shown in Fig. 3-1. The receiver takes as an input an RF signal from an
antenna and filters, amplifies, and frequency translates to either a baseband frequency
(homodyne or direct conversion receiver) or intermediate frequency (heterodyne re-
ceiver) signal. The transmitter, on the other hand, takes as an input a baseband or
intermediate frequency signal and frequency translates to an RF signal, amplifies and
filters before it outputs to an antenna. The local oscillator provides a signal to both
-dr_
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Figure 3-1: Single radio frequency transceiver model.
the receiver and transmitter to allow frequency translation.
An area consumption model for a single transceiver is given by (3.1), where ALO,
ATx, and ARX are the area consumption for a local oscillator, transmitter, and re-
ceiver, respectively.
A1,TRX = ALO + ATX + ARX (3.1)
The total transceiver area consumption is simply the summation of the individual area
consumptions. The power dissipation model, as given by (3.2) for a single transceiver
assumes that the transmitter and receiver operate equally half-time and therefore
contribute 50% of its individual power dissipation to the total transceiver power
dissipation.
2 PLO + PTX + PPA + PRX
P1,TRX = (3.2)2
In this model, PLO, PTX, PRx, and PPA correspond to the LO, transmitter without
power amplifier (PA), receiver, and PA power dissipation. Equal time operation is
a valid assumption for the time division duplex WiGLAN system which shares the
same frequency band for transmit and receive functions. The local oscillator operates
during both functions and therefore contributes all of its power dissipation to the
total. The power dissipation for a power amplifier, though part of the transmitter,
is considered separately so that, as will be shown later, its power dissipation can be
tied directly to RF transmit signal power.
Transmitter
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3.2 Parallel Transceiver Models
An initial model for parallel transceiver area consumption adapts (3.1) and is given
by
AN,TRX = ALO + N (ATX + ARX), (3.3)
where the number of transceivers N multiplies areas for the transmitter and receiver
sections.' Parallel transmitters and receivers are necessary to maintain the channel
parallelism on--chip. However, these transceivers share one local oscillator (LO) since
parallelism is necessary only along the signal path. Similarly, an initial model for a
parallel transceiver power dissipation adapts (3.2) and is given by
PN,TRX PLO + N ( PTX PP/N PR (3.4)
where, again, the number of transceivers N multiplies power dissipation for transmit-
ter and receiver sections but not LO power dissipation. The PA power dissipation is
rescaled by 1/N in order to keep RF transmit signal power constant for fair compar-
isons between N parallel transceiver systems. This will become clearer after estab-
lishing a relationship between PA power dissipation and RF transmit signal power in
the discussions to follow.
One LO for all transceivers instead of one LO per transceiver minimizes area
consumption and power dissipation and additionally, for certain closed-loop MIMO
systems, improves synchronization [20] and phase noise [55]. Ignoring routing con-
siderations, area consumption and power dissipation for an LO do not increase with
the number of antennas. Fig. 3-2 shows a parallel transceiver model. One LO sup-
plies a signal to all transceivers with each transceiver consisting of a transmitter and
receiver.
To develop these models, this thesis takes as inputs published chip data from a
set of papers [7, 8, 9, 10]. While the models can use any similar published wireless
LAN RF transceiver chip data, this particular set fully describes a RF transceiver,
1Please note that, in this thesis, N represents both the number of transceivers and the number
of antennas since there is exactly one transceiver per antenna.
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Figure 3-2: Parallel radio frequency transceiver model. Each transceiver consists of a
transmitter and a receiver. All transceivers share one LO.
Area(mm 2) Power(mW)
Transmitter (TX) 4.4 160 (PTx)
627 (PPA)
Receiver (RX) 7.1 250
Local Oscillator (LO) 3.1 180
Table 3.1: Wireless LAN RF transceiver active area consumption and reported power dissi-
pation. Values are estimates based on published results for a 802.11a WLAN chipset [7, 8].
baseband processor, and radio chipset that altogether provides a complete picture
for one radio system. In the present development for power dissipation and area
consumption models, it is the intuition and methodology that is of prime importance
and not the exact power or area values. An exact application of these models for
WiGLAN appears in Chapter 5 for an area-efficient WiGLAN parallel receiver design.
Table 3.1 lists the approximate area consumption and power dissipation from
the published data, set for a transmitter, receiver, and LO section. To simplify, the
approximation divides published shared logic and bias areas equally among the three
sections. The transmit section separates the PA power dissipation from the rest of the
transmit electronics. This PA power dissipation is a derived value based on a data
comparison between [7, 8]. Fig. 3-3 plots parallel transceiver area, consumption as
given by (3.3) versus N transceivers using Table 3.1. The figure shows that chip area
consumption for parallel transceivers increases with increasing number of transceivers
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Figure 3-3: Area consumption for parallel transceivers versus number of transceivers N
without SNR gain applied. AMAX,TRX represents the situation where the LO is not shared.
but has a slower increase with LO sharing. Fig. 3-4 plots parallel transceiver power
dissipation as given by (3.4) versus N transceivers also using Table 3.1. The figure
shows that chip power dissipation for parallel transceivers increases with the number
of transceivers but by sharing LO and keeping RF transmit signal power constant,
the increase is less.
The previous models predict that a direct extension from single transceiver to
parallel transceivers increases area consumption and power dissipation as the number
of transceivers increases. For example, at N=4, the models predict that the active
chip area consumption increases by three and one half times to about 50 mm2 and
total chip power dissipation nearly doubles to 1.3 W. These increases make multi-
ple antenna systems less desirable for low-cost portable applications. According to
Table 3.1, the PA power dissipation is more than half the transmitter's power dissi-
pation. Per [7], this is necessary to achieve Pou-t=22 dBm. With multiple antennas,
there exists significant SNR gain that can reduce Pot and thus transceiver power
dissipation.
To incorporate SNR gain, a relationship between SNR and transceiver power
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Figure 3-4: Power dissipation for parallel transceivers versus number of transceivers N
without SNR gain applied. PMAX,TRX represents the situation where the LO is not shared.
For both PN,TRX and PMAX,TRX, total RF transmit signal power is kept constant for all
N transceiver systems.
dissipation becomes necessary. This comes from relating RF transmit signal power
to PA power dissipation as
PT
PPA -P, (3.5)
77PA
where PT, PPA, and 77PA are RF transmit signal power, PA power dissipation, and
PA power efficiency, respectively. A substitution of (3.5) into (3.4) results in
PN,TRx = PLO + N PT + PR + PT (3.6)
2 2rIP A '
that relates power dissipation for parallel transceivers to RF transmit signal power.
The RF transmit signal power necessary is given as
PT = LPR, (3.7)
where PR is an input signal to a, receiver and path loss L is given by [56]
L - (4 r )2 (d/do)
GTLR 2= (3.8)GTGRA2
Path loss consists of a loss at some fixed distance do, for example, at one meter for
an indoor environment. This loss comes from either calculations using the free space
propagation or measurements. To account for actual receiver distance, the model
includes distance variable d and determines the impact of distance through a path
loss exponent n, which comes from measurements. Path loss exponent varies from
two to five or higher [56]. Using do=1 m and isotropic antennas (antenna gains GT
-GR=I), distance d, path loss exponent n, and signal wavelength A fully determine
path loss. The receiver's input signal power PR is given as
PR = FRsNo (Es/No)N , (3.9)
where F represents noise factor and is a unitless ratio of an input SNR to output SNR
and (Es/No)N represents the SNR at a decoder input for a NxN antenna system.
Multiplication of (Es/No)N with noise density No and then symbol rate Rs gives
average symbol power. Substitution of (3.7), (3.8), and (3.9) into (3.6) gives a parallel
transceiver power dissipation model as
(Prx + Px) 1 (4)2 (d/do)N
PN,TRX = PLO + N(PT + PRX) 2 (d FRsNo (Es/No)N , (3.10)2 2 /7PA GTGRA 2
which relates multiple antenna SNR (Es/No)N for any N transceiver system to
transceiver power dissipation PN,TRX. For this model, its first term is constant and
comes from sharing LO. The second term increases proportionally with the number
of transceivers N and represents the additional overhead for using multiple antenna
systems. The third term represents power dissipation necessary to generate an RF
transmit signal and decreases with N through (Es/No)N. This last term incorporates
the power saving benefits from SNR gain.
Variable Value Units Reference
T7PA 0.25 [7, 8, 9]
F 6.31 [7]
No 4.00e-21 J/Hz Standard
do 1 m Standard
GT,GR 1 WiGLAN
n 3 WiGLAN
A 5.75 cm WiGLAN
Rs 150 Msymbols/s WiGLAN
Table 3.2: Additional model inputs not including (Es/No)N and previously given trans-
mitter, receiver, and LO power dissipation values
3.3 Observations for Power Dissipation
With a parallel transceiver power dissipation model, it becomes possible to examine
relationships between power dissipation and various variables. Indeed, this power
dissipation model is a general model and a study that includes, for example, relation-
ships between power dissipation and PA efficiency, carrier frequency, and antenna
gains are possible. However, this thesis focuses mainly on the number of transceivers
N, receive noise factor F, and transmission distance d because it seeks a general but
fundamental behavior for parallel transceiver power dissipation. As will be shown,
investigations for N, F, and d sufficiently show the tradeoff between increased power
dissipation due to multiple antenna overhead and decreased power dissipation due to
SNR. gain.
Additionally, limiting the study to an indoor 5-GHz wireless LAN system sets
many variables. Table 3.2 lists these variables, their values and sources. PA efficiency
WApa. like PA power dissipation, results from comparisons between [7, 8, 9]. A noise
factor F at 6.31 represents a noise figure of 8 dB and also comes from [7]. These
two values come from the same chip that had provided area consumption and power
dissipation for Table 3.1. Noise density No and distance do take standard values set
by a. temperature of 290 K and 1 m, respectively. The rest of table applies values from
WiGLAN. In particular, it uses isotropic antennas for transmit and receive antennas
such that antenna gains GT=GR=1 and sets path loss n at 3 to represent a typical
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Figure 3-5: Power dissipation for parallel transceivers versus number of transceivers N for
various distances and applying SNR gain. NF is kept constant at 8 dB.
indoor environment [17]. A wavelength A at 5.75 cm implies an operation at 5.22 GHz
while symbol rate Rs at 150 Msymbols/s equals frequency bandwidth for WiGLAN.
This sets (Es/No)N to be the receive SNR for N number of transceivers.
3.3.1 Number of Transceivers, N
Using power dissipation values from Tables 3.1, additional model inputs from Ta-
ble 3.2, and SNR values from Table 2.2, Fig. 3-5 plots parallel transceiver power
dissipation as given by (3.10) versus the number of transceivers N at different dis-
tances d for 1 Gb/s data rate with 10- 5 bit error rate. 2 To achieve these rates requires
an excessive transceiver power dissipation for a single transceiver system. This is due
to a need to generate a large RF transmit signal power to meet SNR requirements at
the receiver. Using two transceivers contributes SNR gain and lowers the transceivers'
power dissipation by many orders of magnitude. Additional transceivers beyond two
further decreases power dissipation but with diminishing returns as higher N provides
2For all plots in this thesis, the transceiver power dissipation for any N refers to the combined
power dissipation for all N parallel transceivers.
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Figure 3-6: Power dissipation for d=10 m. Minimum transceiver power dissipation occurs
between N=3 and 4. Further increasing N will increase transceiver power dissipation
since overhead power dissipation has become greater than PA power dissipation.
less incremental SNR gain. For long distances, such as d=50 m, where transmit sig-
nal power is a major component of a transceiver power dissipation, using additional
transceivers translates to lower transceiver power dissipation. To be clear, this says
that the combined power dissipation for seven transceivers is less than six transceivers
which is then less than five transceivers and so forth. This non-intuitive result im-
plies that using more antennas decreases total transceiver power dissipation and be-
comes apparent only with the application of the power dissipation model with SNR
gain. For short distances, such d=10 m, after reaching a minimum, using additional
transceivers increases total transceiver power dissipation. To understand how this is
possible, Fig. 3-6 considers the distance d at 10 m and examines how overhead power
dissipation, as given by the first two terms of (3.10), and PA power dissipation, the
third term, relate to N. As N increases, PA power dissipation decreases due to larger
SNR gain but overhead power dissipation increases due to additional transceivers.
The minimum transceiver power dissipation occurs when additional overhead power
dissipation roughly equals the reduction in PA power dissipation. For d=10 m, anbetween~ ~ ~ ~ ~~~...... ....... .n...uteri.eaig..il.nras .rns ve  oe dsipto
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Figure 3-7: Power dissipation for parallel transceiver systems versus distance d. NF is
kept constant at 8 dB. A single transceiver system requires excessive transceiver power
dissipation to achieve both BER=10-5 and 1 Gb/s. Figs. 3-8 and 3-9 provide zoom-in
views for this figure.
optimal number of transcievers occurs between N=3 and 4.
3.3.2 Distance, d
The optimal number of transceivers to use for any particular distance can be de-
termined by examining Fig. 3-7 which plots the transceiver power dissipation for 1
through 7 transceivers for BER=10-5 and 1 Gb/s. With an excessive transmit signal
power requirement, it is evident again that a single transceiver system cannot achieve
the desired data and error rates. As an example, given the receivers' -92 dBm input
noise power for 150 MHz bandwidth and path loss of 77 dB for d=10 m, a single
transceiver requires an overwhelming 251 W RF transmit signal power to achieve its
(Es/No)l=69 dB. Comparatively, for the same distance, a two transceiver system
requires only 0.16 W transmit signal power to achieve its (Es/No)2 =37 dB.
For short distances, or d=l to 20 m, Fig. 3-8 shows that the bottom envelope gives
number of transceivers N that minimizes parallel transceiver power dissipation. As
-5
IU
E
C0
10
._
Da
. . . !. .. . .! . . . . I . . . . . . . !. . . . . . . .! .. . . . . . . . . . . .1 7 1.. . . . . . . . . I . . . . . . . .
.... . . . . . . .. . . . . . . . . . . . . . . ... . . . . . . . . . . . . . . .. . . . . . . [ . . . . .. . . . .. . . . .... . . . .
.. . . . . . . . . . . .... ..... ..... ..... .
. . . . . . . . . . . . .. .. . .
. . . . i . .. . . . . . . . . . .: . . . . . . .• . . . . . . . . .... . [ . . . . . . . .. . . . . . . . . . . .[ . . . . . . .
. . . . .. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . .
. 1 . . . . . . . . . •. . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . i.. . . . . . . . . . . .. . . . . . .
S,............... . . . . . . .
"0 10= . N=2
c .. . ....... ....... .......
C N=4
- . .... . . . . . ... . . . . . . . . . . . . . ... . . . . . . . . . . ... ... . . .. . . - N = 5
N=6
N=7
102
2 4 6 8 10 12 14 16 18 20
distance, d(m)
Figure 3-8: Zoom in view no.1: Power dissipation for parallel transceiver systems (except a
single transceiver system) at short distances. Bottom envelope of plots gives N transceiver
system with lowest power dissipation.
distance increases, minimal power dissipation occurs for larger N. For example, from
d=1 to 5 m, a N=2 system provides the lowest parallel transceiver power dissipation
while from d=5 to 9 m, it is a N=3 system. For long distances, as shown in Fig. 3-9,
the largest system, in this case N=7, provides the lowest parallel transceiver power
dissipation. The tradeoff is again a balance between RF transmit signal power and
overhead power dissipation. To explain the previous three figures, Fig. 3-10 plots
transceiver, overhead and PA power dissipation versus distance d for N=4. Ignoring
a single transceiver case, at short distances, overhead power dissipation dominates
transceiver power dissipation. As distance increases, more RF transmit signal power is
necessary to meet SNR requirements and eventually PA power dissipation dominates
transceiver power dissipation. Adding more transceivers will lower parallel transceiver
power dissipation at long distances since it lowers RF transmit signal power.
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Figure 3-9: Zoom in view no.2: Power dissipation for parallel transceiver systems (except
a single transceiver system) at long distances. For long transmission distance, using the
largest N possible minimizes power dissipation for parallel transceivers.
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Figure 3-10: Power dissipation for N=4 transceivers versus distance d. NF is kept constant
at 8 dB. Power dissipation is dominated by overhead electronics at short distances and
PA at long distances.
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Figure 3-11: Power dissipation for parallel transceivers versus number of transceivers N
at various noise figure (NF) values (note: power is plotted on linear scale). Distance d is
kept constant at 10 m. Increasing NF increases power dissipation for parallel transceivers
and also shifts minimum power dissipation to larger N transceivers. That is, N=3 for
NF=5 dB shifts to N=4 for NF=9 dB.
3.3.3 Noise factor, F
Noise factor for a receiver indirectly indicates how much noise it adds to its output. A
receiver system with a large noise factor severely degrades SNR and requires a larger
input signal to maintain the same output SNR as a low noise system. With all other
factors :held constant, this system requires a larger RF transmit signal power and
therefore increases transceiver power dissipation. Fig. 3-11 plots parallel transceiver
power dissipation for different noise figures (NFs, noise factor in dB units) at d=20 m.
As NF increases from 5 to 9 dB, the corresponding parallel transceiver power dissipa-
tion shifts upwards and in certain situations gives an optimal number of transceivers
at larger number of transceivers N as seen for N=3 at NF=5 dB and N=4 for NF=9
dB. The shift in RF transmit signal power is 1 dB power for every 1 dB increase in
noise figure. This is best seen by plotting the RF transmit signal power in dBm, either
versus distance as in Fig. 3-12 or versus number of transceivers N as in Fig. 3-13.
^^^^
distance, d(m)
Figure 3--12: RF transmit signal power versus distance d for various NF values. Number
of transceivers N is kept constant at 4. Transmit signal power increase 1 dB per 1 dB
increase in noise figure.
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Figure 3-13: RF transmit signal power versus number of transceivers N for various NF
values. Distance d is kept constant at 10 m. Transmit signal power increase 1 dB power
per 1 dB increase in noise figure.
3.4 SNR Gain Applications
The primary purpose for developing power dissipation and area consumption models
is to show how to apply SNR gain to reduce power and area consumption. Therefore,
this section presents three applications for SNR gain using these models. A first
application examines the balance between dissipation for overhead and RF transmit
signal power. It details an optimal number of antennas that sets an upper bound based
on transceiver power dissipation. A second application focuses on the situation when
RF transmit signal power is small and a reduction in transceiver power dissipation
comes from reducing operating power at the receivers. A third and last application
shows how SNR gain resolves an area constraint for parallel receivers. In the last two
applications, slight modifications to power dissipation and area consumption models
are necessary to account for lower receiver operating power and area and a larger
noise factor.
3.4.1 Optimal Number of Antennas
Previous observations show that the balance between increasing dissipation due to
multiple antenna overhead and decreasing dissipation due to SNR gain gives an op-
timal number of transceivers. Since there is one transceiver per antenna, this gives
an optimal number of antennas. Plots in Figs. 3-6 and 3-10 verify these observations
and, through reading the bottom envelopes of Figs. 3-7 through 3-9, Table 3.3 lists an
optimal number of transceivers that minimizes power dissipation at any transmission
distance. For example, if WiGLAN uses a similar design as [7, 8] to build its parallel
transceivers, then it should use four transceivers in a 4x4 system to achieve 1 Gb/s
and BER=10 -5 at transmission distances up to 13 m.
Finding an optimal number of transceivers allows for an efficient use of multiple
antennas and is an important result. With an optimal number, it is certain that there
is enough antennas to meet a minimum SNR and achieve a specific data and bit error
rate and, at the same time, that the overhead to achieve these rates are minimal. A
nminimum SNR comes built-in with (Es/No)N which specifies a minimum number of
distance(m) N
1-5 2
6-9 3
10-13 4
14-16 5
16-17 6
> 18 7
Table 3.3: Choosing N to minimize power dissipation for parallel transceivers based on
maximum transmission distance for NxN systems and Figs. 3-7, 3-8, and 3-9.
antennas to meet data and bit error rate requirements [17]. It is multiple antenna
overhead power dissipation that determines the maximum number of antennas.
Previously, before considerations for overhead power dissipation, [18] sets an op-
timal number of antennas based on physical constraints for antenna arrays using
the size of a wireless device and a propagation channel that incorporates clusters of
scatterers. With respect to a wireless device, it shows that packing more and more
antennas eventually does not increase the number of parallel channels. Due to an
area constraint, antennas spacings would eventually decrease and fades between an-
tennas become correlated. As an example, a wireless device the size of a notebook
that operates in a 5-GHz indoor channel has three parallel subchannels and can fit
ten antennas at half-wavelength spacings. This shows that, in terms of parallel sub-
channels, the channel not the device limits a useful number of antennas to three. The
constraint on the number of parallel subchannels comes from an assumption that uses
a channel consisting of three clusters with 200 cluster solid angles. A slight change in
cluster angle to 240 allows support for four parallel subchannels. Invariably, the phys-
ical channel also limits the validity for a parallel transceiver power dissipation model
as the model uses BER simulation results that assumes a rich scattering channel to
achieve SNR gain.
3.4.2 Lower Operation Power
When the transmit signal power does not dominate parallel transceiver power dissi-
pation, relaxing noise requirements at the receivers reduces power dissipation. A new
design-dependent noise factor F0 defines noise factor for a receiver with its operat-
ing power reduced through a and given as aPRx. Considering these modifications
in (3.10) results in
(Sx + aPRx) 1 (4x)2 (d/dO)n
PTRX = PLO+N 2 + 1 (47)2(ddo)FRsNo (Es/No)N (3.11)2 271p A  GTGRA2
which modifies both the overhead power dissipation and transmit signal power terms.
Since lower power operation implies that receiver power dissipation decreases and its
noise figure increases, the limits for the new variables are 0< a <1 and F_ > F.
Additional noise figure for lower power operation increases the RF transmit signal
power, as shown from previous discussions, 1 dB power for every 1 dB increase in
noise figure. A decrease in overhead power dissipation due to the receivers is given as
APOH = (N/2) (1 - a) PRx. (3.12)
It's important to note that applying SNR gain to offset additional noise due to re-
ducing operating power is applicable only for a parallel transceiver system. A single
transceiver has no SNR gain and therefore (3.11) and (3.12) are valid for N >1.
Fig. 3-14 plots overhead power dissipation versus number of transceivers N for a=1
and 0.5. Since (3.12) is proportional to N, as N increases, the difference in overhead
power dissipation between a=1 and a=0.5 widens. Therefore, relaxing noise figure to
lower operating power is most effective with more transceivers. Fig. 3-15 plots par-
allel transceiver power dissipation versus distance d for N=4 transceivers with and
without applying SNR gain to reduce receiver operating power. By reducing receiver
operating power, parallel transceiver power dissipation is lower at short distances due
to lower overhead power dissipation. However, since a larger transmit signal power is
necessary to offset an increased noise figure, at long distances where transmit signal
power is dominant, reducing receiver operating power hurts parallel transceiver power
dissipation. The drawn conclusion is that receivers should not reduce their operating
power unless parallel transceiver overhead power dissipation is dominant.
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Figure 3-14: Overhead power dissipation for parallel transceivers versus number of
transceivers N with a=l1 and a=0.5. Reducing receiver operating power is valid for
N >1 when there is SNR gain available. Impact for a smaller a on overhead power
dissipation increases with more transceivers.
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Figure 3-15: Power dissipation for N=4 transceivers versus distance d with cz=1 and
a=0.5. Corresponding NF values are 8 dB for a=1 and 9 dB for a=0.5. Reducing
receiver operating power is best applied when overhead power dissipation is dominant.
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Figure 3-16: A variable power 2x2 system with variability applied to the PAs and LNAs.
To illustrate, Fig. 3-16 shows a variable power 2x2 parallel transceiver system
that applies variable current sources IPA and ILNA to vary the power dissipation for
the PAs and LNAs. At the system's maximum transmission distance, both the PAs
and the LNAs operate at some nominal current values in order to meet the SNR
requirements for a 2x2 system at 1 Gb/s data rate and 10- 5 BER. As the receivers
physically move closer to the transmitters, the transmit signal experience less path
loss and more signal power is detected at the receiver. Since the noise power at
the receivers' inputs is fixed by the bandwidth and unaffected by distance, the SNR
at their inputs increases. This provides a margin in necessary SNR that allows the
transmitter to lower its RF transmit signal power and as a result the system reduces
IpA and lowers power dissipation for the PAs. As the transmission distance between
transmitters and receivers becomes small, even lower path loss exists in-between and
significant margin in SNR exists that allows the system to tremedously lower RF
transmit signal power and effectively reduce PA power dissipation to a. minimal value.
At this point, further reduction in transceiver power dissipation is possible if the
r ------------------I
- - - - - - - - - - - - - - - - - - -
-- - - - - - - - - - - -
svstem also reduces ILNA. As will be shown in Section 4.2, at lower bias currents,
a variable power LNA exhibits higher noise figure and exploits the excess margin in
SNR.
The adjustments for the currents IpA and ILNA occur at the same rate as the
change in transmission distance. A likely scenario is a WiGLAN appliance that is
carried by a person walking towards the network controller. The individual's walking
speed determines the change in distance. Since WiGLAN measures the channel SNR
as part of its adaptive modulation routine, this measurement is also available to adjust
the operation power. However, the channel changes on the order of miliseconds while
normal walking speed changes distance in seconds. It would be appropriate to average
the channel SNR measurements over time to remove the effect of small-scale fading
though the averaging period itself must not be longer than the inverse of the walking
speed. For example, given a channel coherence time of 25 ms and walking speed at 5
m/s, it would be appropriate to time average 8 measurements.
3.4.3 Area Constraint
When chip area is a major constraint, relaxing noise figure also reduces chip area
usage. This relationship will be shown later in Section 4.3. For the moment, assume
that there are area-efficient circuits which introduce a higher noise factor F, but trade
SNR gain to reduce a receiver's area consumption correspondingly by 7. This gives
the power dissipation model for parallel transceivers as
(Px +_P_ x) 1 (4w) 2 (d/do)
PN,TRX = PLO + N(PT + PRX) + (47r) 2 (d F,RsNo (Es/No)N . (3.13)2 2 77PA GTGRA 2
A modified area consumption model is given as
AN,TRX = ALO + N (ATX + -ARX), (3.14)
where a factor y reduces a receiver's area consumption. As with reducing operating
power, the constraints for F, and y are F, > F and 0< y <1, respectively. The shift
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Figure 3-17: Area consumption for parallel transceivers versus number of transceivers
N. Trading SNR gain for reduced area consumption is valid for N >1 when there is
SNR gain available. AMAX,TRX, AN,TRX, and AN,TRX, represent area consumption for
parallel transceivers with no LO sharing, no SNR gain (y=1), and SNR gain trade for area
(arbitrary y = 3), respectively. Unlike power dissipation for parallel transceivers, area
consumption for parallel transceivers always increases with additional transceivers.
in transmit signal power due to a larger noise figure is similar to previous discussions.
Fig. 3-17 appends a parallel transceiver area consumption with -=3/8 to a graph
from Fig. 3-3. Again, for a single transceiver, there is no SNR gain available to
lower area consumption so (3.13) and (3.14) are valid for N >1. As N increases,
area increases. However, area, for a parallel transceiver system that trades SNR
gain for area-efficiency increases at a slower rate. Unlike parallel transceiver power
dissipation versus number of transceivers N, using more transceivers always increases
area consumption. Applying SNR gain only slows the rate of increase.
3.5 Parallel Radio Models
It is possible to extend models for area consumption and power dissipation to a
parallel radio system itself. Parallel radio models do not contribute insight into SNR
A
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Figure 3-18: A single radio model.
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Figure 3-19: Parallel radio model.
gain application as SNR gain itself is built within the parallel transceiver models. Yet
these models cast a spotlight on a need to understand how other sections of a single
radio system extend to a parallel radio system. In particular, it seems appropriate
that analog-to-digital and digital-to-analog converters should increase their power
dissipation and area consumption with the number of antennas. It is less clear how
power dissipation or area consumption for a digital signal processor changes with the
number of antennas. It is very possible that as the number of antennas increases, a
DSP uses a different algorithm for each NxN system such that its area consumption
and power dissipation is an unknown function of the number of antennas. In this
situation, a simplified assumption becomes necessary.
As shown in Fig. 3-18, in addition to the RF transceiver, a single radio system
consists of an ADC, digital-to-analog converter (DAC), and a DSP. ADC and DAC
are mixed signal circuits that translate signals between their analog and digital rep-
resentation while a DSP processes these signals only in digital form. Fig. 3-19 shows
the model for parallel radios. It consists of parallel transceivers that share one LO,
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parallel ADCs and DACs, and a MIMO DSP. To maintain the parallelism in a chan-
nel throughout analog processing requires that each transceiver has a respective ADC
and DAC. As a result, power dissipation and area. consumption for these mixed-signal
circuits increase per antenna.
For a MIMO DSP, it is less clear how its power dissipation and area consumption
will change with increasing number of antennas. An upper bound suggests that with
parallel transceivers, complexity increases by N 2 [18]. This assumption considers pro-
cessing that went from a scalar channel for a, single transceiver system to a matrix
channel for N transceiver systems. In comparing a MIMO decoder from Section 2.4
to other decoders for the same data and bit error rate, [17] argues that implementing
SVD uses less area and power consumption. This consideration, along with consid-
eration for a multiple antenna processor that uses N parallel OFDM demodulators,
suggests that complexity increases by N. In terms of an actual implementation,
a. 4x4 1900-MHz MIMO WLAN system that uses a field programmable gate array
(FPGA) shows that it has a baseband complexity eight times that of current 802.11
modems [12]. This implies a complexity increase by 2N.
Area consumption and power dissipation models for parallel radios capture the
above variations in complexity by defining multiplicative constants for the processor's
area. and power consumption. An area consumption model for parallel radios is given
as
AN,Radio = AN,TRX + EADSP + N (AADC + ADAC) , (3.15)
where individual areas for ADC, DAC, and MIMO DSP are given by AADC, ADAC,
and ADsp, respectively, and append a parallel transceiver area consumption model
AN,TRX. Area consumption contributions from ADC and DAC increase with N. Area
consumption contribution from a DSP has a multiplicative constant E that varies from
slightly above unity for no significant increase to N2', that is 1 < e < N 2. A power
dissipation model for parallel radios is given as
PNRadio = PN,TRX + PDSP + N PADC + PDAC , (3.16)
Area(mm 2) Power(mW)
Digital Signal Processor (DSP) 26.5 258 (TX mode)
241 (RX mode)
Analog-to-Digital Converter (ADC) 2.43 211
Digital-to-Analog Converter (DAC) 2.43 68
Table 3.4: Wireless LAN baseband and MAC processor area consumption and power
dissipation. Values are taken from published results for a 802.11 a WLAN chipset [10].
where similar to an area consumption model, power dissipation for ADC, DAC,
and DSP are given by PADC, PDAC, and PDSP, repectively, and append a parallel
transceiver power dissipation model PN,TRX. Like c, DSP power dissipation con-
tributes to parallel radio power dissipation through a multiplicative constant K that
varies from slightly above unity to N2 , that is 1 < K< N2.
Table 3.4 lists area consumption and power dissipation values for a baseband
processor [10]. This processor corresponds to the RF transceiver previously given
in Table 3.1. With this table, Fig. 3-20 plots parallel radio area consumption as
given by (3.15) versus N transceivers for e equal to N 2, N, and 1. This corresponds
to a quadratic, linear, and constant DSP area consumption, respectively. Similarly,
Fig. 3-21 plots parallel radio power dissipation as given by (3.16) versus number of
transceivers N for r equal to N 2, N, and 1. This corresponds to a quadratic, linear,
and constant DSP power dissipation, respectively. These two figures for parallel
radios are equivalent to Figs. 3-3 and 3-4 which did not apply SNR gain. Increases
for DSP area consumption and power dissipation by N 2 produces unacceptably high
parallel radio area consumption and power dissipation values and makes this system
impractical. At four transceivers, this model shows a parallel radio area of 492 mm 2
and a power dissipation near 6 W. In comparison, at four transceivers, a parallel radio
system that uses 6 = K = N consumes 175 mm 2 and under 3 W and a system with 6
and K set to unity uses 95 mm 2 and a little over 2 W.
To consider SNR gain, Fig. 3-22 plots parallel radio power dissipation as given
by (3.16) versus number of transceivers N for various distance d. The figure assumes
K. = N and applies parallel transceiver power dissipation PN,TRX as given by (3.10) for
1 Gb/s, 10 5 BER, and NF=8 dB. Note that, although the baseband processor and
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Figure 3--20: Area consumption for parallel radios versus number of transceivers N with-
out SNR gain applied. An increase in area consumption for a DSP is bounded by N 2
(AMAX,Radio) and unity (AMIN,Radio) but is likely to be closer to N (AN,Radio).
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Figure 3-21: Power dissipation for parallel radios versus number of transceivers N with-
out SNR gain applied. An increase in power dissipation for DSP is bounded by N 2
(PMAX,Radio) and unity (PMIN,Radio) but is likely to be closer to N (PN,Radio).
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Figure 3-22: Power dissipation for parallel radios versus number of transceivers N for
various distances d. Plots assume SNR gain application, i• - N, and NF=8 dB for 1
Gb/s and 10-5 BER.
converters contribute additional overhead, this figure is similar to the plot for parallel
transceiver power dissipation as shown in Fig. 3-5 and all the previous discussions on
overhead power dissipation, RF transmit signal power, and noise figure are equally
valid here for parallel radios as they are for parallel transceivers.
3.6 Coded Transmission
The application of forward error correctionor r coding, improves the BER for a multi-
ple antenna system (see Fig. 3-12 of [17]). As an example, a (255,241) Reed-Solomon
(RS) code achieves an encoded 10-1 BER with an uncoded BER at 10-3 while a
(255,187) RS code achieves an encoded 10-5 with an uncoded BER at 10-2. These
RS codes are (n,k) block codes that take k-bit input, append n minus k check bits
to enable error detection and correction, and form an n-bit output codeword. The
additional check bits provide redundancy in the bitstream that reduces the error prob-
ability. Table 3.5 lists the simulated Es/No for multiple antenna systems that apply
87
NxN I Uncoded (255,241)
1xl 68.61 50.08
2x2 37.09 33.12
3x3 31.06 29.44
4x4 29.17 27.58
5x5 27.70 26.32
6x6 26.70 25.33
7x7 25.40 24.58
Table 3.5: Simulated Es/No values in dB for uncoded and (255,241) RS code to achieve
1 Gb/s data rate with BER=10 -5 and applying adaptive modulation [17].
uncoded and (255,241) RS coded transmissions to achieve 10- 5 BER at an effective 1
Gb/s data rate [17]. The table shows that coding reduces the systems' SNR require-
ments for any NxN system. The (255,241) RS code reduces the necessary Es/No for
a lxl system from 68.61 to 50.08 dB. This represents a coding gain of 8.53 dB. How-
ever, with more antennas, coding gain decreases so that a 7x7 system with (255,241)
RS code has a coding gain of only 0.82 dB when compared to a 7x7 uncoded system.
This implies that coding has a greater impact for systems that use fewer number of
antennas since, at low BER, using many antennas already produces significant SNR
gain.
Fig. 3-23 plots the transceiver power dissipation for parallel transceivers using
uncoded and (255,241) RS coded transmissions. At low N, it shows that the appli-
cation of coding further lowers the transceiver power dissipation beyond the values
achieved from using multiple antenna SNR gain alone. Coding lowers SNR require-
ments as compared to no coding and therefore reduces the necessary transmit signal
power. This reduces the dominant PA power dissipation. Similar to previous ob-
servations for power dissipation, as N increases, overhead power dissipation for the
coded systems becomes significant and dominates total transceiver power dissipation.
However, since coding adds more bits, it adds overhead only in the DSP and does
not itself produce additional overhead power dissipation within the RF transceivers.
With coding, less SNR gain from using multiple antennas is necessary and the optimal
number of transceivers shifts to a lower value. The figure shows that, for (255,241)
RS coded systems, the optimal number of transceivers occurs at N=3 as opposed to
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Figure 3-23: Power dissipation for parallel transceivers versus number of transceivers N for
uncoded and (255,241) RS coded transmissions. Transmission distance is 10 m. Receivers
have 8 dB NF and the systems achieve a 1 Gb/s data rate with 10- 5 BER.
N=4 for uncoded systems. This suggests the possibility of a single transceiver system
that has a large coding gain and therefore it is able to avoid using multiple antennas.
This system applies coding to achieve similar SNR gain as would result from using
multiple antennas but demands tremendous computation and memory resources and
adds significant delay due its usage of codes with very long block lengths [17]. A
more practical implementation chooses multiple antennas to achieve significant SNR
gain and then applies coding so that the total minimum transceiver power dissipation
occurs at a lower number of antennas.
Since coded systems add complexity to the analysis due to the details of the
specific codes but do not offer additional insights with respect to SNR gain tradeoffs,
the rest of this thesis considers uncoded transmissions. With an uncoded system,
SNR gain comes only from using multiple antennas and a tightly coupled relationship
exists between the benefits from using multiple antennas and the drawbacks due to
its overhead. Certainly, as shown above, the application of coding does impact the
transceiver power dissipation but similar to the models for parallel radios, major
model insights inherently come from the balance between SNR gain and overhead
and are equally valid for uncoded and coded systems.
3.7 Summary
As this chapter presents many new ideas, it is important to point out the major re-
sults before continuing to the next topic on circuits that trade SNR gain. First, it is
necessary to recognize that a balance exists between a decrease in parallel transceiver
power dissipation due to SNR gain and an increase in power dissipation due to mul-
tiple antenna overhead. This balance gives an optimal number of transceivers and
it has been shown that an optimum exists for different distances and noise figures.
Next, in situations when overhead power dissipation dominates parallel transceiver
power dissipation, it is better to apply SNR gain to lower the operating power for a
receiver. A lower power receiver has a higher noise figure but increasing an already
small RF transmit signal to offset this additional noise figure does not significantly
impact overall transceiver power dissipation. Similarly, an area constraint design
takes portion of SNR gain to reduce its area consumption but increases its receive
noise figure as a consequence. The point to keep in mind here is that discussions for
power dissipation or system performance matter little if the design simply does not fit
available chip area. Finally, the models can extend beyond transceivers and uncoded
systems and shed light on other parts of a parallel radio and on coded systems but,
in terms of SNR gain, the major results can be found within the transceiver models
for uncoded transmissions.
Chapter 4
Minimal Power and Area Circuits
This chapter presents LNA circuits from the literature that have variable power dissi-
pation or low area consumption but possess relatively high noise figure. These types
of circuits enable SNR gain application at the receiver to reduce its power dissipation
and area consumption. The chapter defines a variable power LNA as an LNA that
varies its operating power. This amplifier uses an external control to vary its bias cur-
rent [57] or selects amplifier branches with variable power dissipation [58]. At lower
operating power, a variable power LNA has higher noise figure. The chapter defines
an area-efficient LNA as an LNA that uses on-chip resistors instead of on-chip induc-
tors. The resistors add thermal noise and increase noise figure but save considerable
area.. The chapter uses a broadband LNA from [46] as an area-efficient LNA.
4.1 Power and Area for a Low Noise Amplifier
An LNA is a critical block within a, receiver. It must adequately amplify an input
signal for further processing downstream and contribute minimal noise itself. Its
input and output impedance must be matched in order to provide proper terminal
impedances for the RF and image reject filters. Given that it has sufficient gain, noise
figure for an LNA dominates a receiver's noise figure. Therefore, trading SNR gain
for relaxed receive noise figure is a tradeoff made essentially with an LNA design.
Power dissipation for an LNA can represent a significant portion of the total
power dissipation for a WLAN RF receiver. As an example, a 5-GHz HIPERLAN
RF receiver that consists of an LNA, passive RF mixer, image reject filter, image reject
PLL/VCO, and bias circuits has 58% of its power dissipation due to the LNA [44].
Similarly, a direct conversion 5-GHz RF receiver in [59] integrates an LNA, a pair of
I/Q downconversion mixers, quadrature VCO, and a set of LO buffers and has power
dissipation for an LNA that represents 42% of its power dissipation while a 5.2-GHz
802.11a/HIPERLAN double conversion receiver that includes a baseband has 30%
of its power dissipation due to the LNA [60]. These examples show that, in both
heterodyne and direct conversion designs, an application of SNR gain to lower LNA
power dissipation has the potential to significantly impact power dissipation for a
receiver.
In comparison to power dissipation, area consumption for an LNA represents
a smaller but still appreciable portion of total area consumption for a WLAN RF
receiver. In the reference receivers [44, 59, 60], this author approximates that the
LNA consumes roughly one quarter of total active area. However, the story is quite
different for on-chip inductors. The double conversion receiver uses two inductors for
the LNA but six inductors in total that nearly consume all of its active area [60]. The
direct conversion receiver uses six inductors for the LNA but has a total of fourteen
inductors that occupies somewhere between 70-80% of the active area [59] while the
remaining receiver uses four inductors for the LNA but has eight inductors in total
that occupies nearly 70% of the active area [44]. The application of SNR gain to
reduce area consumption for an LNA represents one step towards minimal usage for
on-chip inductors.
4.2 Variable Power Low Noise Amplifier
A variable power LNA (VPLNA) is an LNA that lowers its power dissipation when
there is sufficient SNR gain to offset the additional noise that results. Previously, in
Section 3.4.2, it was shown that using two VPLNAs allows a 2x2 system to lower its
power dissipation at short transmission distance. To lower its power, a VPLNA can
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Figure 4-1: Conventional single-ended narrowband cascode low noise amplifier. Input
impedance is matched to source impedance Rs and output impedance is matched to load
RL-
lower its operating power or simply use amplifiers that have less power dissipation.
As such, the first VPLNA uses a variable current source that changes bias current for
the LNA while the second VPLNA has separate amplifier branches. Both VPLNAs
are adaptations of a conventional narrowband LNA. In the discussions to follow, the
section first reviews a conventional narrowband LNA and then presents a VPLNA
that uses variable bias network or an additional amplifier branch.
4.2.1 Narrowband Cascode LNA
Fig. 4-1 shows a single-ended conventional narrowband cascode LNA with its input
and output matched to source resistance Rs and load resistance RL, respectively.
A cascode topology allows DC current reuse and therefore saves power consump-
tion. Excellent reverse isolation results from cascode transistor Q2 providing a low
impedance input to driver transistor Q1. This lowers Qi's gain and minimizes the
Miller effect on its base-collector capacitance.
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Assuming a very large C1, the amplifier's input impedance is given as [61]
1 gmLE
Zin = jwLB + rbl + ( + jWLE + (C LE 2C) (4.1)Jw (Cnr + 2Cul) (C1 + 2Cu1)
where LB and LE are base matching and emitter degeneration inductors, g9m is intrin-
sic transconductance, and C,1, C,1, and Tbl are Q1's base-emitter and base-collector
capacitances and input base resistance, respectively. Transconductance gm is given
as
Ic9m (4.2)VT
where Ic is collector current and VT is thermal voltage which is normally taken to be
25-26 mV around room temperature. At low base currents, the same DC current flows
through Q1 and Q2. This current is equivalent to Icl and IC2 so that gml=gm2=gm.
The term 2 C,1 in (4.1) comes from a capacitance across Ql's base-collector junction
and, by Miller effect, is given as
MILLER (1- Av) C,1 = (1 + 9gml c = (1 + gm/gm)Ci = 2Cl. (4.3)
To power match requires a source impedance that equals a complex conjugate of an
amplifier's input impedance, that is, Zs = Z*. However, since the source impedance
is purely real, that is, Zs=Rs, this requires Re{Zi,}=Rs and Im{Zi,}=O and using
(4.1) gives
gmLERs = Ri = rbl + + C,) (4.4)
(Cnr + 2CI,-)
-1
0 = WLB + WLE + . (4.5)
w (C,• + 2C,1l)
The relationship in (4.5) holds true at resonant frequency wo that is given as
1
o =C 2 (4.6)ý(LB + LE) (l + 20l)'
where all reactances cancel and Zi, = Ri,. With (4.4) and (4.6), Rin is given as
Ri = rbl + gmWQLE (LB + LE) . (4.7)
Some important points to note here are that input impedance matching is narrowband
and centered at wo and a reactive component LE generated a noiseless resistor (second
term of (4.4)). Additionally, through gm, the input impedance match is a function
of bias. An input reflection coefficient S11 quantifies input impedance match and, in
terms of source impedance Zs and input impedance Zi, at resonance, it is given by
Zin - Zs Rin - RsS Z Z-R (4.8)Zi + Zs Rin + Rs
With a cascode, transistor Q2's output impedance is high. Therefore, amplifier
output impedance is approximately given by Lc's real impedance as
RLC = LCWOQLC, (4.9)
where QLC is quality factor for inductor Lc. Tapped-capacitor network C2 and C3
along with Lc form a matching network to match RLC to load resistor RL.
A passband transducer power gain GT is given as [61]
GT g 2 ( 2Rs ) Rs (LcwoQLc). (4.10)
Note that the power gain is proportional to g . Passband noise factor for this LNA
is given as [61]
bl _ (CILwo 2 __ _ )2 L ) 2 L
b+ 2mR + [(Rs + rb (LB + LE(4.11)F -ý 1 + 200 (4.11)Rs
where %o is DC current gain.
As an example, an LNA that operates at 5.22 GHz and matches to Rs=50 Q
uses inductors LB=1.3 nH, LE=0.25 nH, and Lc=0.96 nH (QLc= 2 0) and a transis-
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Figure 4-2: Real input impedance Rin as a function of collector current for a 5.22-GHz
narrowband cascode LNA. Increasing current increases gm which then increases Rin. Input
values are LB=1.31 nH and LE=0.960 nH for a transistor with rbl=1. 6 9 Q.
tor Q1 that has rbl=1.69 Q, C,1=588 fF, and 0o=100. Applying expressions given
in (4.7), (4.8), (4.10), and (4.11) for 3 mA collector current and at resonance, this
LNA has Zi,=52 Q, S11=-34 dB, GT=19.5 dB, and a noise figure that equals 1.5 dB.
4.2.2 LNA with Variable Bias
At a constant supply voltage, one way to reduce operating power for an LNA is
to lower its bias current. As bias current varies, however, input impedance match,
gain, and noise figure also vary and it is possible that at some bias values, these
para.meters no longer meet system requirements. Using an LNA from the previous
example, Fig. 4-2 plots the real input impedance Ri, as given by (4.7) versus collector
current. This plot and the next set of plots to follow assume that collector current
approximates bias current. This is true for low base current. The plot shows that
sweeping collector current from 1 mA to 10 mA gives Ri, that increases linearly from
20 Q to approximately 170 Q. To match to Rs=50 Q requires collector current Ic
to be approximately 2.9 mA. To quantify the input impedance match, Fig. 4-3 plots
S 11 at resonance as given by (4.8) versus collector current. The figure shows S11 in
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Figure 4-3: S11 as a function of collector current for a 5.22-GHz narrowband cascode
LNA with Rs=50 Q. Plot assumes an input impedance match at resonance such that
S11 consists only of Rs and Ri,. To keep S11 less than -10 dB limits collector current
values to between 1.4 and 5.6 mA.
decibels which is given as (Sll)dB = 201ogloS11 . As Rin approaches Rs, S11 gets closer
to zero and its decibel equivalent dips towards infinity. The plot stops short near -40
dB simply due to its collector current step size which was set at 0.1 mA. Low values
for S11 indicate a good match as they imply that the input absorbs all the signal
power and very little signal reflects back to the source. In general, a typical LNA
specification for S11 requires it be less than -10 dB. This limits the present LNA to
operate between 1.4 to 5.6 mA.
Fig. 4-4 plots transducer power gain using (4.10) in decibel versus collector current.
As current increases, GT increases through g' and gives a quadratic relationship
between power gain and bias current. The limits set by input impedance match
constrain gain to be between 12 to 25 dB. Fig. 4-5 plots noise figure using (4.11)
versus collector current. At small collector currents, collector shot noise, which is
represented by the second numerator term in (4.11), dominates noise figure due to
a small gain. Graphically, this is shown by a decrease in noise figure as collector
current increases beyond 1 mA. At high collector currents, base shot noise, which
is represented by a third numerator term of (4.11), dominates and increases with
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Figure 4-4: Narrowband cascode LNA's transducer power gain versus collector current.
Increasing current increases g, which then increases gain. Design values are as follow:
LB = 1.31 nH and Lc=0.960 nH with QLC= 20. Source impedance Rs is taken to be
50 Q and operation frequency is at 5.22 GHz.
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Figure 4-5: Narrowband cascode LNA's noise figure versus collector current. Collector
shot noises increases noise figure at low current while base shot noise increases noise
figure at high current. In addition to values given for GT plot, transistor parameters rb is
1.69 Q, CI is 588 fF, /3o is 100. To match input, emitter inductor LE is 0.25 nH.
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Figure 4-6: Differential cascode narrowband low noise amplifier with input control current
IBIAS [57]. Lowering IBIAS lowers amplifier's power consumption but increases noise
figure.
increasing current. This balance produces a minimum which for this LNA occurs at
1.2 dB near 6 mA. This current is slightly beyond the limits set by input impedance
match. Noise figure for collector current values from 1.4 to 5.6 mA goes from 2.4 dB
to slightly above 1.2 dB. It is possible to shift the minimum noise figure to a lower
current but, to do so, Cj in the second term of (4.11) must decrease. Using less
transistor stripes for a bipolar transistor lowers C1 but increases rbl and additionally
changes input impedance match [61]. While, in theory, it is certainly possible to
power and noise match the input, discrete values for input inductors LB and LE set
by geometry limit practical realizations.
Given the previous discussions, Fig. 4-6 shows one possible VLPNA design. It is
a differential version for a coventional narrowband cascode LNA with an additional
input IBIAS that sets its bias current. This circuit is the bipolar equivalent for the
CMOS LNA that is given in [57]. At small base currents, the sum of collector cur-
rents through Qi and Q3 approximates IBIAS. If this VPLNA initially operates at a
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Figure 4-7: Externally programmable bias current network [57]. Three-bit control S1 , S2 ,
S3 selects a desired combination of resistors R 1, R2, and R 3 to set the reference current.
minimum noise figure point as shown in Fig. 4-5, lowering IBIAS increases its noise
figure and decreases its gain. Lowering IBIAS improves the input impedance match
as Ri, approaches Rs at first but degrades as current is further reduced.
To use this LNA requires an externally programmable bias network that provides
an input control current. Such a network is shown in Fig. 4-7 [57]. It uses three
control bits S1, S2, and S3 to achieve eight different values for power dissipation. The
network is a current source with a variable reference resistance. Depending on the
control bits, resistors R 1, R 2, and R 3 switch in and establish a particular resistance
that then sets the reference current. Table 4.1 lists reported simulation results for
bias current, gain, and noise figure for a 5.2-GHz CMOS LNA that incorporated this
network [57]. Shutting off all three PMOS switches M1 , M2 and AM13 shuts the current
source down and puts the amplifier in sleep mode. Noise figure increases from 2.1
to 3.3 dB as current decreases from 8.0 mA to 3.4 mA while gain, for this range,
decreases from 15.0 to 13.0 dB.
100
3-bit control IBIAs(mA) NF(dB) Gain(dB)
111 0 sleep sleep
110 3.4 3.3 13.0
101 5.8 2.2 14.3
100 8.0 2.1 15.0
011 9.0 2.1 15.5
010 10 2.1 16.0
001 12 2.2 16.2
000 13 2.3 16.5
Table 4.1: Simulated values
differential CMOS LNA with
of bias current, noise figure, gain, and input for a 5.2-GHz
all possible combinations of control bits S1, S2, and S3 [57]
4.2.3 LNA with Multiple Branches
A convential narrowband cascode LNA has an optimal noise figure at one particular
current density. As a result, at other bias currents, noise figure increases. A design
that optimizes at each power dissipation is shown in Fig. 4-8 [58]. It uses one out-
put configuration but two amplifier branches. A high gain branch is a conventional
narrowband cascode LNA that consists of transistors Q1 and Q2 and degeneration
inductor LE. Its input impedance is previously given by (4.1). A low gain branch
uses transistors Q3 and Q4, resistors R 1 and R 2, and capacitors C1 and Cm. The
input impedance for the low gain branch is given as
1 1
ZinLG = jLB + . + R 1 + .jwC j3W (C3 + CM)Y
(4.12)
where rb3 has been ignored, LB is the inductor shared by both branches, and Miller
capacitance CM is given as
CM = (1 + gm3 R 2 ) Cm. (4.13)
To input impedance match both branches to Rs requires that the real impedance be
set as
9mnlLERs -- = R1,(c 1 + 2Ctl,) (4.14)
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Figure 4-8: VPLNA with low and high gain branches [58]. Applying either VB1 or VB2
selects either branch for use.
where negligible base resistances rbl and rb3 have been ignored such that degeneration
inductor LE in the high gain branch and resistor R 1 in the low gain branch match the
respective input impedance for each branch. R 1 also attenuates large input signals
for the low gain branch and saves silicon area by eliminating an input impedance
matching degeneration inductor. However, it is in series with Q3 and contributes
noise directly to the amplifier [58]. Capacitor Cm, which can be set comparatively
larger than CA3 , linearizes Q3. Resistor R 2 establishes voltage gain for Q3 and help
sets CQM through (4.13).
Similar to (4.5) with Im{Zi,}=O, the imaginary impedance is given by
-1 -1 -10 = WLB + wLE = wLB + + (4.15)
w (C7 + 2C,,1) wC 1  w (CG3 + CM)
Cancelling LB on both sides and multiplying by -1 give
1 1 1
- wLE - + (4.16)
w (C-rl + 2C,1) wC 1 w (CG3 + CM)"
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Branch Icc(mA) NF(dB) Gain(dB) S11(dB)
High Gain 3.0 3.5 16.3 < -10
Low Gain 2.0 8.3 5.8 < -12
Table 4.2: Reported measurement results for current consumption, noise figure, gain, and
S11 at high and low gain branches [58]
Applying either VB1 or VB2 selects either branch for use. An off-state branch does
load an on-state branch. However, capacitance C1 reduces loading of a high gain
branch by a low gain branch while a combination of small transistors Q1 and Q3 and
R 1 > Rs minimizes the impact of loading on the low gain branch from the high gain
branch [58]. Table 4.2 shows reported measurement results for a 5-GHz LNA that has
two branches [58]. Reducing current consumption by 50% from 3 to 2 mA increases
noise figure by about 5 dB and decreases gain by a little over 10 dB. Input impedance
match, in terms of an input S-parameter S11, is less than -10 dB for both branches.
4.3 Area-efficient Low Noise Amplifier
An area-efficient LNA design is shown in Fig. 4-9. This LNA is the differential
version of a single-ended broadband amplifier that is given by [46]. It is a shunt-
series amplifier with an additional cascode transistors Q3 and Q4 to improve frequency
response and more importantly provide a low impedance load for a Q-enhanced notch
filter [41]. An area-efficient LNA achieves its area-efficiency by not using on-chip
inductors. To appreciate this characteristic, Fig. 4-10 shows physical sizes for typical
on-chip active and passive devices for a 5-GHz LNA. An on-chip 1 nH spiral inductor
consumes three hundred times the size of a bipolar transistor with emitter area of 3.05
pm 2 and one hundred times the size of a 100 Q polysilicon resistor. An area-efficient
LNA performs all the functions of an LNA as discussed in Section 4.2.1 that include
providing sufficient gain and input and output impedance match and contributing
minimal noise. Although with multiple antenna systems, SNR gain relaxes the last
requirement.
As shown in Fig. 4-9, shunt-series feedback resistors RF1 and RF2 provide input
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Figure 4--9: Area-efficient low noise amplifier. LNA is an area-efficient shunt-series am-
plifier with additional cascode and buffer circuits. Resistors RF1 and RF2 provide input
impedance matching.
Dual Metal-Insulator-Metal
Capacitor, 1 pF (10.8)
Polysilicon Resistor,
100 2 (3.6)
I Bipolar Transistor, Ae = 3.05 sq um (1)
I NMOS Transistor, W/L = 200/0.54 (1.3)
Octagonal Spiral Inductor, 1 nH (333)
Figure 4-10: On-chip passive and active components. The sizes in parentheses are relative
to the shown bipolar transistor that has an emitter area of 3.05 ,/m and occupies 172
/m 2 of chip area.
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impedance matching to 50 Q while resistors R 1 and R2 set the bias currents through
the cascode amplifier. To set bias current and apply series feedback, or emitter
degeneration, separately, this author uses an additional resistor R 3 that ties to the
emitters of driver transistors Q1 and Q2 and effectively lowers the resistances seen by
the emitters. The approximate input resistance for the half circuit is given as [46]
R5
SRF1/ RE + /g' (4.17)
RE1+ I/9m
where resistor R 5 sets the unloaded output voltage swing for the cascode amplifier
and RE1 is given as
RE1 = 11 (4.18)2
An emitter follower voltage buffer prevents loading the amplifier's output. It consists
of transistors Q5 and Q6 and resistors R6 and R 7 to set its current. With this buffer,
the half circuit voltage gain for the LNA is given as [46]
R5Av = R AEF, (4.19)
RE1 + 1/gM
where AEF is the voltage gain for the emitter follower and is typically near unity.
Comparing (4.17) with (4.19) shows that the input resistance is approximated as the
feedback resistor divided by the gain of the amplifier.
Noise figure for the area-efficient LNA is dominated by the shunt feedback resistors
RF1 and RF2 and series feedback resistors R 1, R 2, and R 3. The shunt feedback
resistors contribute a noise current power that is given as
if- 4kTAf (4.20)
where RF represents RF1 or RF2 and k, T, and Af are Boltzmann's constant at
1.38x10 - 23 J/K, temperature at 290 K, and frequency bandwidth, respectively. The
series feedback resistors contribute a noise voltage power that is given as
v2 = 4kTREAf, (4.21)
VRE
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Parameter Narrowband Area-Efficient
NF(dB) 1.4 4.5
Area(mm') 0.6 0.23
Power Dissipation (mW) 10.3 19
Power Gain, Gp(dB) 13 12.2
Si1 (dB) <-10 <-10
Table 4.3: Simulated results for differential narrowband and area-efficient LNA
where RE represents RE1 or RE2 with RE2 = R21 IL. These expressions indicate that
using larger shunt feedback resistors RE1 and RF2 and smaller series feedback resistors
R 1, R 2, and R 3 reduces their noise contribution. However, as given in (4.17), as RF1
increases, more gain is necessary to maintain Ri,. Similarly, as the resistances at the
emitter decrease, more collector current is necessary to maintain the same voltage
at the emitter node. Both situations increase power dissipation and lead to a design
tradeoff between resistor noise and LNA power dissipation.
This area-efficient LNA design does not necessarily need to be broadband and
uses capacitors C1 and C2 at its input to set a low frequency cutoff for the amplifier's
frequency response. This attenuates unncessary low frequency gain and also helps
minimize input noise power. Capacitors C3-C6 provide DC blocking between driver
and buffer stages while common base cascode transistors Q3 and Q4 require bypass
capacitors Cbypass1 and Cbypass2. Not shown are individual simple resistor divider
networks that generate voltages VBIAS1, VBIAS2, and VBIAS3 to bias the bases for
common emitter, cascode, and buffer circuits, respectively. Terminals A, and A2
provide a connection for a Q-enhanced image reject notch filter (to be discussed in
Chapter 5).
Table 4.3 compares the simulated results between a 5.22-GHz differential narrow-
band LNA that was shown in Fig. 4-6 and the area-efficient LNA. This author designed
and simulated these circuits using a 0.18/pm SiGe BiCMOS process and SpectreRF,
respectively. The area-efficient LNA has a simulated noise figure that is about 3 dB
higher than the narrowband LNA but occupies a chip area that is about one-third
the estimated area necessary to implement the narrowband LNA. This lower area
consumption comes from the elimination of six on-chip inductors. The area-efficient
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LNA consumes 19 mW DC power with most of the power dissipation from the emit-
ter follower that consumes 11 mW. High power dissipation at the buffer is necessary
to provide a low impedance output to drive the mixer's transconductor. The area-
efficient LNA has a simulated gain that is similar to that of the narrowband LNA
and an input S11 that is below -10 dB. Chapter 5 considers these two LNA circuits
for parallel receiver implementations and provides additional results.
4.4 Summary
This chapter defines a variable power LNA and an area-efficient LNA as circuits
that enable SNR gain application at the receiver to reduce its power dissipation and
area consumption, respectively. It presents circuits from the literature that support
these definitions. A variable power LNA uses either a lower bias current or lower
power amplifier branch to lower its power dissipation. An area-efficient LNA uses
on-chip resistors instead of on-chip inductors to reduce its area consumption. Both
circuits contribute more noise and require a small portion of available SNR gain as
compensation.
To consider how much SNR gain is necessary to offset the higher noise figure
for the LNA, it is necessary to consider not only the gain and noise figure of the
LNA but also the noise figure of the electronics that follow it in the receiver. This is
similarly true for receiver power dissipation and area consumption as the impact from
a. variable power LNA and an area-efficient LNA depends on the power dissipation
and area consumption from the other circuits in a receiver (see section 4.1). The next
chapter discusses these other circuits that make it possible to determine necessary
SNR gain and the percent power dissipation and area consumption for the LNA.
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Chapter 5
An Area-Efficient 5.22-GHz
Parallel Receiver RFIC
This chapter presents the first multiple antenna parallel receiver RFIC that has been
optimized for area consumption. This area-efficient 5.22-GHz parallel receiver test
chip implements four parallel WiGLAN digital IF receivers. Each receiver consists
of area-efficient low noise amplifier, mixer, and local oscillator amplifier, uses a Q-
enhanced image reject notch filter, and shares a global local oscillator amplifier and
bias and control signals. The design and implementation of these receivers illustrate
the application of previously developed models, SNR gain, and area-efficient circuits.
5.1 Single WiGLAN Receiver
A single WiGLAN parallel receiver is shown in Fig. 5-1. It is a digital IF receiver that
consists of a low noise amplifier (LNA), Q-enhanced image reject notch filter, mixer,
and local oscillator (LO) amplifier. The receiver first amplifies a radio frequency (RF)
signal at 5.22 GHz using an LNA. It then down converts the signal to an intermediate
frequency (IF) at 580 MHz. At this frequency, it is possible to replace inductor-
capacitor (LC) pass band filtering with resistor-capacitor (RC) low pass filtering at
the mixer's output to minimize its area. With a low side LO signal frequency at 4.64
GHz, the image is at 4.06 GHz where only a weak satellite downlink signal exists.
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Figure 5-1: A single WiGLAN RF receiver. Differential receiver consists of an LNA, Q-
enhanced image reject filter, mixer, and local oscillator amplifier. Integrated filter requires
both frequency and Q tuning control signals to set its center frequency and rejection.
This allows the usage of a minimal order Q-enhanced LC notch filter before the mixer
to perform image rejection. A low order LC filter minimizes the number of resonators
and thus minimizes area for the filter. The receiver also requires two input control
signals to set center frequency and rejection for the integrated filter and is differential
in order to reject common mode noise. The following sections discuss the notch filter,
mixer, and LO amplifier circuits. A discussion for the differential area-efficient LNA
was previously given in Section 4.3.
5.1.1 Q-enhanced Notch Filter
An integrated Q-enhanced image reject LC notch filter has become popular recently
as a. high rejection and more stable alternative to a Q-enhanced band pass filter
[44], [62],and [63]. For the same order, a notch filter has a faster roll-off than a band
pass filter. This translates to a minimum number of LC resonators and a smaller
area necessary to perform filtering. However, a Q-enhanced notch filter is tuned to
completely cancel resonator losses and must use an LNA's emitter (or source for MOS
designs) as a load for stability. By inserting the filter in-between cascode and driver
transistors for an LNA, a filter is loaded by an emitter of a cascode. Therefore a
cascode design is necessary for most LNAs that utilize a Q-enhanced LC notch filter.
For designs that do not use a cascode specifically with this filter type, area-inefficient
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Figure 5-2: 3rd order Q-enhanced image reject notch filter
inductive transformers couple the filter to an LNA [63]. A third order Q-enhanced
LC notch filter is shown in Fig. 5-2. It consists of cross-coupled PMOS transistors
M1 and M2 that generate the negative conductance and voltage variable capacitors
D1 and D2, capacitors C1-C4, and inductors L1 and L2 that altogether set the filter's
center frequency. The filter exists between points A1 and A 2 of an area-efficient LNA
(see Fig. 4-9) and requires control signal inputs Qcontrol and fcotro•t
To understand how the notch filter rejects the image frequency but leaves the
desired RF signal unaffected, half of the first stage of the LNA with a filter equivalent
circuit is redrawn in Fig. 5-3. Looking into the notch filter, the filter's impedance is
given as
1 1
ZF = Iljw L 1lIReff, (5.1)JWC3 WCT
where
-1 R-p/9mPMOS
Reff R -- 1_____
gmpMo s Rp - gmpM(5
and
C, = c, + CD1. (5.3)
R, represents losses of L 1 and CT. Negative-Gm generator produces -1 and CDo,97gPMOS
is effective capacitance for varactor D1. After expansion and some manipulations, ZF
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Figure 5-3: Equivalent circuit for Q-enhanced image reject notch filter at point Al.
is written as
CT+C (2 + Re+
ZF CTC3 ] ( Reff (C + L(CT+C) (5.4)
S S
2  1 Ref CTS+
Since the amplifier's impedance at point A1 loads the filter, a Q-enhanced notch filter
sets gmPMos to 1/Rp without fear of instability [64]. When this is done, Reff, as given
by (5.2), becomes infinite and the filter's impedance is given as
0 for 2 11, L(CT+C 3) (5.5)oo for w 2  0
P1,P2 L1CT'p3 =
where w, 1 and w;, are zero frequencies and wLp,, WP2, and w•P3 are pole frequencies of
ZF. When ZF=O, a signal from collector of driver transistor Q1 shorts to ground.
This occurs because C3 series resonates with CT and L1. When ZF is infinite, the
same signal passes to an emitter of Q3 as in a normal LNA operation. This occurs
because CT parallel resonates with L1 and produces an open circuit at one end of
capacitor C3. With wp,=0, capacitor C3 acts as a DC blocking capacitor. With these
relations in mind, to reject the image but not passband, it is necessary to set the
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Figure 5-4: Simulated noise figure and gain versus frequency for an area-efficient LNA
with and without Q-enhanced image reject notch filter. Noise figure and gain remain
constant at 4.6 dB and 12 dB, respectively over frequency except at image frequency
where a notch in the gain response produces a spike in noise figure. This spike "hides"
true filter noise contributions at the image band.
image and passband frequencies as follow
2IMAGE ,2 (5.6)
2 = 2 (5.7)WRF Pl ,P2"
Considering (5.5), (5.6), and (5.7), this notch filter requires the image frequency to
be less than the RF signal frequency since C03 >0 in (5.5). Fig. 5-4 plots in decibels
simulated noise figure and gain for the previous area-efficient LNA with and without
the additional Q-enhanced notch filter. In a 50 Q system, gain S2 1 2 is equivalent
to transducer power gain GT. Gain and noise figure for both cases remain constant
over frequency except with an image filter, at 4.06 GHz, a large notch appears in the
gain response to reject the image. This notch heavily attenuates an input signal and
causes an artificially high peak to appear for noise figure. This behavior hides the
true noise contributions at the image band.
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Figure 5-5: Area-efficient folded BiCMOS mixer. Area-efficiency comes from using RC
as opposed to LC circuits at mixer's output. Folded design allows separate bias currents
for RF transconductor and switching core, which maximizes both transconductance and
voltage swing.
5.1.2 Mixer and LO Amplifiers
An area-efficient double-balanced folded mixer is shown in Fig. 5-5. The mixer uses
RC low pass circuits consisting of resistors R4 and R 5 and capacitors 03 and C4 at
its output instead of LC bandpass circuits to achieve area-efficiency. A folded design
maximizes transconductance and voltage swing by allowing separate bias currents to
be used at the RF transconductor and the switching core. Bipolar transistors Q1 and
Q2 are used for the transconductor and Q3-Q6 for the switching core to achieve a
higher transconductance per unit current (g,/I) when compared to MOS transistors.
For the switching core, a higher gm/I translates to a lower required LO power to
switch. This put less demand on the individual receiver's local oscillator amplifier.
Capacitors pairs C1-C2, C3-C4 and C7-C8 are DC blocking capacitors that simplify
inter-stage biasing between LNA and mixer, transconductor and switching core, and
LO amplifier and switching core, respectively. Similar to the area-efficient LNA,
simple resistor divider networks (not shown in the figure) provide individual bias
voltages to each bipolar transistor. Voltage VBIAS1 biases transconductor transistors
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Figure 5-6: Global and local LO amplifiers. Two stage amplification allows a low power
LO signal distribution.
Q1 and Q2 while voltage VBIAS2 biases switching core transistors Q3-Q6. The mixer
uses NMOS transistors M1-M5 as current mirrors with an input reference current I,ref
These NMOS transistors do not have a gate current and thus exhibit good current
match.
An LO signal that drives the mixer's core is applied externally to two amplifier
stages before reaching the mixer as shown in Fig. 5-6. In the first stage, a single-
ended input-differential output global LO amplifier converts and distributes a signal
generator's input to all four parallel receivers. This global amplifier consists of a
differential amplifier with one input AC coupled through capacitor C1 to an external
LO signal and another input bypassed by capacitor C2. The differential amplifier
consists of transistors Q1 and Q2, current mirror transistors M1 and /IM2, and resistors
R 1 and R 2. An external reference current Iref supplies the mirror circuit. At each
receiver, a local LO differential amplifier consisting of transistors Q3 and Q4, resistors
R 3 and R 4, and current source transistor M3, amplifies the signal to a proper level
in order to switch the mixer. The current source shares its gate bias with all other
NMOS transistors of a local mixer.
Using two stages allows an LO signal to distribute with minimum power and
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minimizes its undesired coupling into other parts of the receiver. To hard-switched
the mixer's core requires a minimum of about 5 times thermal voltage, or about 100
mV peak. Improvements in noise are possible with stronger LO signals up to 300
mV [46]. If an external 50 Q LO source drives the mixer directly, this means an
LO input power of -10 dBm to 0 dBm is necessary. This is comparably large when
considering RF and IF signal powers. With two stage LO amplification, a global LO
amplifier provides a simulated voltage gain of 3.5 while a second local LO amplifier
provides a simulated voltage gain of 2. As a result, a -27 dBm, or 14 mV, external LO
signal then produces 50 mV peak distributed LO signal to each receiver that becomes
100 mV peak at the mixer.
5.2 Power and Area Estimates for WiGLAN Par-
allel Receivers
To determine power dissipation and area consumption for WiGLAN parallel receivers,
it is necessary to find an optimal number of transceivers. This implies an application
of the parallel transceiver power dissipation model. Total power dissipation and area
consumption for parallel receivers then simply become a multiplication of this num-
ber with the power dissipation and area consumption for a single WiGLAN parallel
receiver. A parallel transceiver power dissipation model that was previously given
by (3.10) is given as
(Prx + Px) 1 (4x)2 d/do)NP,R = PLO + N(PTX + PR 2  FRsNo (Es/No)N. (5.8)2 2 ]7PA GTGRA 2
This model requires power dissipation values for local oscillator, transmitter, and
receiver. However, actually finding an optimal number of transceivers does not require
knowing power dissipation for the local oscillator. An optimal number results from
a. balance between increasing power dissipation due to overhead that is given in the
second term and decreasing power dissipation due to increasing SNR gain that is
given in the third term as the number of transceivers N increases. The first term that
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Figure 5-7: A single WiGLAN RF transmitter. It consists of a mixer, local LO amplifier,
and power amplifier.
represents LO power dissipation is a constant that does not vary with N. Although
LO power dissipation is necessary to determine parallel transceiver power dissipation,
it is not necessary to determine N itself. Since the objective is to find N, the discussion
to follow neglects PLO in the transceiver power dissipation.
Power dissipation for a single transmitter and receiver come from the power dis-
sipation values of their respective RF blocks. A single WiGLAN receiver that was
shown in Fig. 5-1 has a power dissipation that is given as
PRX = PLNA + PIRF + PMIXER + PLOAMP, (5.9)
where PLNA, PIRF, PMIXER, and PLOAMP are the power dissipation for the LNA,
image reject filter, mixer, and local LO amplifier, respectively. Fig. 5-7 shows a
block diagram for a simple WiGLAN parallel transmitter. It consists of a. mixer,
local LO amplifier, and power amplifier. The power dissipation for a single WiGLAN
transmitter is given as
PTX = PMIXER + PLOAMP, (5.10)
where PMAIXER and PLOAMP are power dissipation for mixer and local LO amplifier,
respectively, and power dissipation for a power amplifier is absent. This missing power
dissipation has already been captured by the third term of the parallel transceiver
power dissipation model that is given in (5.8). This term relates RF transmit signal
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Circuit Power(mW)
Receiver:
LNA 19
Image Filter 10
Mixer 24
LO Amplifier 7
Transmitter:
Mixer 24
LO Amplifier 7
Table 5.1: RF circuits power dissipation for WiGLAN receiver and transmitter. Power
dissipation for receiver circuits are simulation results. Power dissipation for transmitter
circuits assume that the transmitter uses a mixer and local LO amplifier with similar power
dissipation to those of the receiver. Power amplifier power dissipation is absent as it is
already part of the transceiver power dissipation model.
power necessary to achieve a certain SNR at the detector to power dissipation for a
power amplifier through its power efficiency rPpA.
Table 5.1 lists power dissipation for the WiGLAN receiver and transmitter circuits.
Power dissipation for receiver circuits come from Spectre DC simulations of circuits
that were presented in Sections 4.3 and 5.1. On the other hand, power dissipation
values for transmitter circuits assume a transmitter that uses a mixer and local LO
amplifier with similar power dissipation to those of the receiver. The power amplifier
power dissipation is captured in the transceiver model and therefore is not listed.
Summing up listed values using the expressions for the WiGLAN single receiver and
transmitter power dissipation as given by (5.9) and (5.10) gives PRX= 5 0 mW and
Prx=31 mW, respectively.
As mentioned previously, the third term of the parallel transceiver power dissipa-
tion model gives the power amplifier's contribution to transceiver power dissipation.
To determine this term, Table 5.2 gives the values for the term's variables except for
(Es/No)N which was already given by Table 2.2 at 1 Gb/s data rate and 10- 5 bit error
rate. Power amplifier efficiency comes from [65] which had implemented a WiGLAN
power amplifier. The noise factor value for F represents a simulated SpectreRF noise
figure of 8.8 dB for a WiGLAN area-efficient parallel receiver. The rest of the listed
values are standard noise density at room temperature, typical offset distance at 1 m,
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Variable Value Units Reference
7TPA 0.47 [65]
F 7.59 SpectreRF Simulation
No 4.00e-21 J/Hz Standard
do 1 m Standard
d 10 WiGLAN
GT,GR 1 WiGLAN
n 3 WiGLAN
A 5.77 cm WiGLAN
Rs 150 Msymbols/s WiGLAN
Table 5.2: Additional inputs for WiGLAN parallel transceiver power dissipation model
WiGLAN transmission distance at 10 m for 1 Gb/s, and WiGLAN assumptions that
were previously discussed in Section 3.3. With these values, Fig. 5-8 plots the paral-
lel transceiver power dissipation as given by (5.8) versus N transceivers. Inherent in
the power dissipation model, these transceivers applies SNR gain available through
a rich-scattering channel to reduce RF transmit signal power. The plot shows that
four transceivers give a transceiver power of 377 mW while five transceivers give a
slightly lower consumption at 363 mW. The latter is a minimum transceiver power
dissipation for WiGLAN parallel transceivers that use area-efficient parallel receivers.
The parallel receivers themselves consume 200 mW for four receivers and 250 mW
for five receivers.
With optimal number of antennas and receiver power dissipation out of the way,
the next step is to estimate the area. consumption for the WiGLAN parallel receiver
test chip. Dropping the transmitter area in the parallel transceiver area consumption
model as given by (3.3), a WiGLAN parallel receiver area consumption model is given
as
AN,RX = ALO + NARx, (5.11)
where ALO and ARx represent area consumption for LO and receiver circuits and N
represents the number of transceivers. The area consumption for a single WiGLAN
parallel receiver is given as
ARx = ALNA + AIRF + AMIXER + ALOAMP, (5.12)
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Figure 5-8: Power dissipation for parallel transceivers that use area-efficient parallel re-
ceivers. Minimum power of 363 mW occurs at five transceivers. Using four transceivers
consume 377 mW. Note that plot does not account for LO power dissipation since it is
not necessary when seeking N.
where ALNA, AIRF, AMIXER, and ALOAMP represent the areas for LNA, image reject
filter, mixer, and local LO amplifier. Table 5.3 lists estimated area consumption val-
ues for a single WiGLAN parallel receiver and its shared circuits. Area consumption
values for receiver circuits come from an initial layout. These values altogether gives
0.7 mm2 for a single receiver. Floorplanning reserves 1.5 mm2 for LO, its global am-
plifier, bias and distribution circuits. Using these values, Fig. 5-9 plots the WiGLAN
parallel receiver area consumption as given by (5.11) versus N transceivers. Four
Circuit Area(mm2)
Receiver:
LNA 0.23
Image Filter 0.15
Mixer 0.2
LO Amplifier 0.12
Shared circuits 1.5
Table 5.3: Area consumptions for receiver and shared circuits. The shared circuits include
LO, bias, and distribution circuits. Values are estimates based on floorplanning and initial
layout.
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Figure 5-9: Area consumption for area-efficient parallel receivers. At N=4, the receivers
consume 4.3 mm 2.
receiver consumes 4.3 mm 2 while five receivers consumes 5.0 mm2. Since power con-
sumptions for four and five transceivers are nearly similar, it is better to choose four
receivers and save some chip area. This choice then gives a four parallel receivers
that, in total, consume 4.3 mm 2 active area and 200 mW power dissipation.
A floorplan for a four receivers chip is shown in Fig. 5-10. A receiver occupies
each corner of the chip and shares bias, control, and LO signals. Bias and distribution
and global LO amplifier circuits exist in a center area and takes roughly 0.5 mm2 .
The floorplan saves 1 mm 2 chip area for an eventual drop-in LO design. Frequency
control and Q control signals come from off-chip. A simple wire then connects all the
receivers' voltage variable capacitor terminals together while a current mirror circuit
distributes a Q control current signal to the various PMOS devices. A second current
mirror circuit distributes a reference current to mixer and LO amplifier circuits.
Before moving on to the next section, it is appropriate to estimate the impact on
parallel receivers for the area-efficient LNA as well as the conventional and variable
power LNA. The conventional LNA is the differential narrowband cascode LNA that
was previously shown in Fig. 4-6. The variable power LNA is the same conventional
LNA but it operates at lower bias current. This LNA occupies an estimated 0.6
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Figure 5-10: Floorplan for parallel receiver RFIC. Four receivers and support circuits
consume 4.3 mm2 . A receiver at each corner consumes 0.7 mm 2. It is expected that
shared circuits will occupy 1.5 mm2 in the center area.
mm 2 area and operates at 10.3 mW (conventional) and 3.6 mW (variable power). A
receiver that uses this LNA but keeps its other circuits the same as the WiGLAN
area-efficient parallel receiver allows a fair comparison of the benefits from SNR gain
alone. This receiver consumes 1.07 mm2 chip area and uses 41.3 mW for conventional
and 34.6 mW for variable power LNA. Fig. 5-11 plots the area consumption for
parallel receivers that use a conventional or variable power LNA and an area-efficient
LNA versus the number of transceivers N. At four receivers, the receivers that use
an area-efficient LNA consume 1.5 mm 2 less area than the receivers that uses the
conventional LNA. This gap nearly doubles for seven receivers. Table 5.4 compares
the power dissipation and area consumption for these parallel receivers. At four
receivers, an area-efficient LNA approach has 35 mW more power dissipation than a
conventional LNA approach but uses 1.5 mm 2 less area. This increases the receivers'
power dissipation by 21% but reduces their chip area by 25%. This implies that a
design that faces a critical area constraint must sacrifice some power dissipation to
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Figure 5-11: Area consumption for parallel receivers that use conventional and area-
efficient LNA. At N=4, receivers that use the conventional LNA consume an additional
1.5 mm2 over receivers that use an area-efficient LNA.
LNA Approach
Area-efficient
Conventional
Variable Power
PLNA(mW)
19
(Low Power)
10.3
3.6
P4,RX(mW)
200
165
138
A4,RX (mm2)
4.3
5.8
5.8
Table 5.4: Estimated power dissipation and area consumption for 4 parallel receivers that
use either an area-efficient, conventional, or variable power LNA. LNA power dissipation
are simulated values.
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Figure 5-12: Transceiver power dissipation for parallel receivers that use three different
LNA approaches. An area-efficient LNA approach applies SNR gain to reduce transmit
power and area usage. A conventional LNA approach applies SNR gain to reduce transmit
power only and a variable or low power LNA approach applies SNR gain to reduce transmit
power and receiver operating power.
gain area savings. Four receivers that use a low power LNA approach has 27 mW
less power dissipation than the same number of receivers that uses a conventional
LNA approach. This saves receiver power dissipation by 16%. The power savings
are less than area since the conventional LNA power dissipation represents only 25%
of a parallel receiver's power dissipation while its area represents 56% of a parallel
receiver's area consumption.
A broader consideration that includes the transmitter is shown in Fig. 5-12. This
figure plots transceiver power dissipation versus the number of transceivers for all
three approaches and is similar to Fig. 5-8 as it neglects LO power dissipation. The
legend for this figure describes how the transceivers apply SNR gain. Transceivers
that use an area-efficient LNA approach apply SNR gain to reduce transmit power
and area usage. Transceivers that use a conventional LNA approach apply SNR gain
to reduce transmit power only. Transceivers that use a variable or low power LNA
approach apply SNR gain to reduce transmit power and receiver operating power.
At small N, the difference in power dissipation between the approaches come from
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the difference in receiver noise figure. The receiver that uses a conventional LNA has
simulated 6 dB noise figure. When it operates the LNA at low power dissipation,
its noise figure becomes 7.8 dB. This requires 1.8 dB SNR gain at the receiver to
offset the additional noise. For the receiver that uses an area-efficient LNA, it has a
simulated 8.8 dB noise figure and therefore needs 2.8 dB SNR gain at the receiver to
cover its additional noise. As the transceivers apply more SNR gain at the receivers,
less is available to reduce RF transmit signal power at the transmitters. This causes
transmitter power dissipation to increase. At low N, RF transmit signal power is
significant and the differences in applied SNR gain are apparent. The transceivers
that use a conventional approach have the lowest power dissipation since it applies all
of the SNR gain to reduce RF transmit signal power. As the number of transceivers
increases, there is enough SNR gain available to sufficiently make RF transmit signal
power small. The power dissipation differences between the approaches then are
due to the power dissipation of the LNA themselves. However, when compared to
the conventional approach, the variable or low power approach only saves power
dissipation at high number of transceivers N when there are many LNAs.
5.3 Chip Characterization for WiGLAN Parallel
Receivers
Using the circuits given in Sections 4.3 and 5.1 and the results predicted by the
models, this thesis implements four parallel receivers on a single chip. The discussions
to follow present this area-efficient parallel receiver chip, its test board, measurement
setups, and measurement results.
5.3.1 Receiver Chip and Test Board
A WiGLAN parallel receiver test chip is shown in Fig. 5-13. It is fabricated in a 0.18
ftm SiGe BiCMOS IBM 7WL process. The chip has a total area that is 2.26 mm by 2.5
mm and uses an active area that is approximately 4 mm 2. Similar to its floorplan,
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Figure 5-13: WiGLAN parallel receiver RFIC die photo. Chip area is 5.65 mm2 (active
area=4 mm2). Process is IBM 0.18 /um SiGe BiCMOS 7WL.
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Figure 5-14: Test printed circuit board (PCB) with direct die attachment at center.
it has a parallel receiver at each of its four corners. Each receiver uses two spiral
inductors to implement its Q-enhanced notch filter. This filter is the only parallel
receiver circuit that uses on-chip inductors. The parallel receiver circuits that include
the LNA, mixer, and LO amplifiers, as previously discussed, are all resistor-based.
In total, this chip has 54 bondpads with 29 bondpads for signal and 25 bondpads for
ground connections. Except for two DC signals, every signal bondpad has adjacent
ground bondpads on either side to isolate its signal.
For measurement, the parallel receiver chip mounts directly to a printed circuit
board (PCB) at its center as shown in Fig. 5-14. This test board avoids soldermask
and solder tinning and instead uses an immersion gold plating that facilitates the die
attachment to the PCB. After attachment, ground bondpads downbond to a PCB
ground paddle. Bondwires attach input and output high frequency differential signals
to on-board baluns which then convert them to single-ended signals that are more
suitable for single-ended test equipment. After these baluns, 50 Q coplanar waveguide
lines carry the signals to SMA connectors. Bondwires also attach bondpads for DC
signals to lines on the PCB that go to pin connectors.
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Figure 5-15: Test setup for receiver power dissipation and gain measurements
5.3.2 Test Setup
A board[ level test diagram that is suitable to measure receiver power dissipation,
passband gain, image rejection, and gain compression is shown in Fig. 5-15. This
diagram considers receiver number 4 as the receiver under test. RF1 through RF4
and IF1 through IF4 are inputs and outputs, respectively, for receivers 1 through
4. Measurements for other receivers require a simple swap of RF4 for RF1, RF2, or
RF3 and correspondingly IF4 for IF1, IF2, Or IF3. Supply voltages Vcc 1 through
VCC4 supply receivers 1 through 4. Separate voltages VCCREF and VCCTRL provide
supply voltage for reference and Q control current mirrors. In this particular setup,
receiver number 4 receives an RF input from a frequency synthesizer and outputs to
a spectrum analyzer. A separate frequency synthesizer supplies an LO signal input.
With an LO signal, the receiver frequency translates its high frequency RF input to a
low frequency IF output. SMA connectors and low loss RF cables connect these board
inputs and outputs to test equipment. All unused high frequency board inputs and
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Figure 5-16: Test setup for noise figure measurements.
outputs terminate with 50 Q to avoid reflections. A precision semiconductor analyzer
supplies fcontroi voltage and Qcontrol current signal and allows for fine resolution control
of signal levels. Another semiconductor analyzer provides voltage supplies to VCCREF
and VCCTRL. These analyzers also act as multimeters and measure voltage and current
outputs to simplify the test setup. With semiconductor parameter analyzers, triax-to-
coax conversion is necessary and so a simple custom converter box converts between
connector types. Since current consumption for all four receivers exceed the current
limit of a parameter analyzer, a general purpose power supply provides a supply
voltage for each receiver and uses a voltmeter and ammeter to monitor its voltage
and current outputs, respectively.
A board level noise figure measurement setup is shown in Fig. 5-16. Similarly to
the previous setup, this diagram considers receiver number 4 as the receiver under
test. The setup removes the frequency synthesizer at the RF input and replaces it
with a broadband noise source. At the output, a noise figure meter input replaces a
spectrum analyzer. As before, characterization for another receiver requires swapping
RF and IF ports to that receiver. An 8970B Noise Figure Meter uses a Y-factor
method to measure noise figure. This method requires a driver to switch on and off
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Figure 5-17: Filter frequency range measurement setup for a receiver
a pre-calibrated noise source that feeds an input of a device under test. To minimize
reflections at a receiver's input due to mismatches between it and a noise source, a
low loss (0.6 dB IL maximum) 4-8 GHz isolator separates noise source and receiver. A
low noise amplifier module amplifies the receiver's output before feeding the meter's
input. This amplifier also exists in a calibration setup and therefore becomes part
of the measurement system. Both isolator and amplifier modules are precautionary
additions in a noise figure measurement setup to deal with possible issues of poor
input match, low gain device under test, and appreciable cable loss after device under
test. These additions help reduce the uncertainty of a noise figure measurement [66].
Frequency tuning range measurements for a Q-enhanced notch filter do not require
an RF input [67]. A test setup diagram is shown for this measurement in Fig. 5-17.
DC supply voltages for this measurement are not shown as they are the same as
the previous two setups. Since the receiver does not need an RF input, its input
terminates to a 50 Q SMA load through the on-board RF balun. The test increases
Qcontrol current signal to force the notch filter to become unstable and oscillate at the
filter's center frequency. This produces a signal that drives the transconductor input
for the mixer. An external synthesizer supplies an LO signal that frequency translates
the oscillation signal to a lower frequency. This is necessary given that an IF balun
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Connection Input/output value
Vcc 1-Vcc 4  1.8 V
VCCREF 1.8 V
VCCTRL 3.3 V
RF1-RF3 50 Q
IF1-IF3 50 Q
fcontrol Variable voltage
Qcontrol Variable current
LO 4.64 GHz, -20 dBm RF signal
RF4 Variable frequency, -40 dBm RF signal; 50 Q
IF4 Input to Spectrum Analyzer; Ext. Amplifier
Table 5.5: Setup values corresponding to previous test diagram for receiver number 4
at the output has a passband range between 2-800 MHz and the center frequency for
the filter is near 4 GHz. This translation merely implies that the filter frequency is
the measured output frequency plus a constant equal to the LO frequency.
Table 5.5 provides the setup values for each signal. While Vcc1 through VCC4
and VCCREF use 1.8 Volts, VCCTRL uses 3.3 Volts to give greater range for Qcontrol-
Unused RF inputs RF1 through RF3 and IF outputs IF, through IF3 terminate to
50 Q SMA loads. With two on-chip LO amplifier stages, the chip uses a relatively
low LO input at -20 dBm. Passband and image band gain characterizations requires
RF input signals that vary within the passband from 5.145 GHz to 5.295 GHz and
within the image band from 3.985 GHz to 4.135 GHz, respectively. A passband
gain compression measurement steps a 5.22-GHz RF input power upwards at 1 dB
increments until gain compresses by 1 dB. Frequency tuning measurement for the
Q-enhanced notch filter forces the filter to oscillate using Qcont.rol and then varies
fcontrol to determine its frequency range. This tuning measurement requires RF4 to
terminate to 50 Q. A noise figure measurement replaces the input RF signal at RF4
with a input noise source and removes the spectrum analyzer from IF4 and replaces
it with an external amplifier that feeds a noise figure meter.
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Chip:
Technology 0.18 pm SiGe BiCMOS
Total area 2.26x2.5 mm2
Active area 4 mm2
Power Dissipation, 4 receivers (includes test buffer) 225 mW
Power Dissipation, Shared circuits (excludes LO) 56 mW
Receivers:
(IF=580 MHz and LO power=-20 dBm)
Power Conversion Gain 14 dB
Minimum rejection at 4.06 GHz 36 dB
Filter frequency tune (fcontro-=0.9 V) 270 MHz/V
Input 1-dB Gain Compression Point -33 dBm
NF (Q-enhancement OFF/ON) 7/15 dB
Table 5.6: Chip Summary
5.3.3 Measurement Results
Table 5.6 summarizes results for an area-efficient parallel receiver RFIC test chip.
The chip has 4 mm2 active area for its four receivers and shared circuits. This value
is similar to the 4.3 mm2 area consumption estimated by the parallel receiver area
consumption model. The difference of 0.3 mm2 comes from the shared circuits area
consumption which actually has an area of 1.2 mm 2 as opposed to the predicted 1.5
mm 2. Measured power dissipation for the four receivers at 225 mW is also similar to
the 200 mW parallel receiver power dissipation predicted by the parallel transceiver
power dissipation model. It is slightly greater because it includes power dissipation
for a test buffer that follows the mixer. This buffer shares the same supply as the rest
of the receiver circuits to avoid additional DC inputs for the chip. These area con-
sumption and power dissipation results confirm the validity of the power dissipation
and area consumption models. The chip also consumes 56 mW for its shared circuits
that include current mirrors for the distributed reference current and control current
Qcontrol and the global LO amplifier. The chip did not implement an on-chip LO
and excludes its power dissipation from the measured power dissipation for shared
circuits.
A WiGLAN parallel receiver converts a signal at 5.22 GHz to 580 MHz with 14
dB power conversion gain. It uses a Q-enhanced image reject notch filter that has a
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Figure 5-18: Pass band conversion gains
tuning constant of 270 MHz/V at fconto=0.9 Volts and allows the receiver to achieve
a minimum 36 dB rejection for an image at 4.06 GHz. The receiver exhibits two
noise figure values dependent on the application of Q-enhancement. It has a 15 dB
noise figure when the image reject notch filter uses Q-enhancement and 7 dB noise
figure when the same filter does not use Q-enhancement. The receiver has a 1 dB
gain compression point at -33 dBm input power. The discussions to follow provide
more details for these measured results.
Passband Gain and Image Rejection
The measured passband conversion gain for all four parallel receivers is shown in
Figs. 5-18. Comparing gain between receivers shows that the maximum difference is
1.67 dB and it occurs between receiver number 1 and number 2 at an output frequency
of 640 MIHz. If the figure neglects receiver number 1, gain difference between the other
three receivers is well under 1 dB for the entire output frequency range. It is likely
that these gain differences as well as the gain slope at higher output frequency result
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Figure 5-19: Image frequency conversion gains
from the test board IF baluns. These IF baluns possess a 2 dB slope for insertion
loss at higher frequency and their unit-to-unit insertion loss vary by about 1 dB.
The measured image band conversion gain for all four receivers is shown in Fig. 5-
19. With Q-enhanced image reject notch filters, the receivers achieve greater than 36
dB image rejection at 580 MHz output frequency. Since the LO frequency is at 4.64
GHz, this output frequency corresponds to an image that exists at 4.06 GHz. The
filters for all four receivers have a center frequency that is tunable from 3.9 GHz to
4.2 GHz for fco,,,t,,l values from 0.45 Volts to 1.8 Volts as shown in Fig. 5-20. At 0.9
Volts, the filters achieve a 270 MHz/V tuning constant.
Compression Point
Measured output power versus input power for all four receivers is shown in Fig. 5-
21. The relationship between these two powers remain linear to within 1 dB for
input powers less than -33 dBm. The parallel receiver test chip did not include
a test port in-between the LNA and mixer so it is not possible to determine by
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Figure 5-21: Output powers versus swept input powers for 5.22-GHz RF input signal.
Input 1 dB compression point occurs at approximately -33 dBm.
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Figure 5-22: Receiver noise figure with and without Q-enhancement applied for image
reject notch filter. Q-enhancement produces a large peak in noise figure near the center
frequency for the notch filter.
measurement the circuit that limits compression point. However, simulation shows
that this compression point is set by the mixer and not the area-efficient LNA. While
the area-efficient LNA has a simulated -19 dBm input 1-dB compression point, the
mixer has a simulated -24 dBm input 1-dB compression point. Since the mixer's input
comes after signal amplification and its compression point is lower than the LNA, the
mixer sets the receiver compression point. As an example, if the power gain of the
area-efficient LNA that precedes the mixer is just 9 dB, this gives the receiver input
compression point set by mixer at -33 dBm as measured.
Noise Figure
Measured noise figure shows a large noise figure peak for the WiGLAN parallel re-
ceiver. As shown in Fig. 5-22 for the curve labeled "Q-enhancement," this peak
appears near the center of the output passband at 580 MHz. The figure shows that
the receiver has a 15 dB noise figure peak when its applies Q-enhancement to its filter
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Figure 5-23: Circuit for noise analysis at desired pass band frequency.
but 7 dB noise figure when it does not. Since the receiver uses an LO frequency at
4.64 GHz and translates both image band at 4.06 GHz and passband at 5.22 GHz to
this output passband, it is unclear which input band is responsible for the large peak
in noise figure although it is certain that using Q-enhancement produces it. The next
section shows through analysis, simulation, and measurement that image noise due
to the notch filter degrades the receiver noise figure.
5.3.4 Q-enhanced Notch Filter Noise
Examination of the filter circuit shows that it contributes noise to the area-efficient
LNA through its coupling capacitor. As previously shown in Fig. 5-3, this is capacitor
C3. A more simplified equivalent circuit for noise analysis is shown in Fig. 5-23. In
this circuit, a resistor RA represents the amplifier as a load for the filter. The noise
current i, that flows to the amplifier is then given by current division as
i= SO+ ) in, (5.13)ia Y3 + CT + -I- + -
where
1
Y3 , (5.14)
sc3 + RA
and i, represents an equivalent noise source for the filter and Reff=R,II -9~rnPMOS
From (5.7), at the center frequency of the receiver passband, L 1 resonates with CT.
In addition, the application of Q-enhancement sets gmpmos = . As a result, the
last three terms in the denominator of (5.13) disappear and ia equals i,. Therefore,
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Figure 5-24: Circuit for noise analysis at image frequency.
a Q-enhanced image reject notch filter contributes all of its noise current in to the
amplifier circuit at the receiver passband.
At the notch frequency, which coincides with the image frequency as given by (5.6),
L1 resonates with CT and C3. The expansion of (5.13) to determine ia that flows into
the amplifier at the notch frequency is cumbersome and yields no intuition. Instead,
the admittance Y3 is first converted to a parallel equivalent RC circuit as shown in
Fig. 5-24. New resistor R' and capacitor C' are given as
R' = RA(Q2 + 1), (5.15)
C = C3 (Q 2  (5.16)
where the quality factor Q3 is given by
1Q3 = RAC (5.17)
The current ia is the sum of the currents that flow through R' and C3. It is given as
ia = iR' + ic. (5.18)
At w2  1 and , all of in flows through R' so that =i.Li(CT+C+C)' andgmp OS R A
To determine ic!, note that the voltage magnitude across the resonator, IVI, is given
as
IVI = linlRA. (5.19)
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Then the current that flows through C3 is jVJwC3. Combining results from (5.15),
(5.16), (5.17), (5.18), and (5.19) gives the current through ic. as
(ic;( = li, IR'AwC
= iniQ 3. (5.20)
With this result, the current to the amplifier becomes
ia = in(1 + Q3). (5.21)
The last equation implies that the Q-enhanced image reject notch filter contributes
more noise at its notch frequency and suggests the noise figure peak that appeared
in Fig. 5-22 must come from the image band.
A noise simulation for an area-efficient LNA that uses a Q-enhanced image reject
notch filter illustrates this analytical result. Fig. 5-25 plots the simulated output
noise for this circuit along with the output noise components due to the filter and
the input source resistance. Output noise components due to the LNA itself are not
shown. Near the RF pass band, the noise contributed from the filter is well below
the noise contributed by an input source resistance. However, as the plot approaches
the center frequency for the Q-enhanced image reject notch filter, the filter's noise
contributions rise. At the same time the noise contributions by the input dramatically
decrease since the notch filter significantly attenuates any input signal at its center
frequency. For noise figure, this notch in gain "hides" true noise contributions from
a Q-enhanced notch filter (see Fig. 5-4).
Noise contributions from a Q-enhanced notch filter impact the receiver most when
the filter's center frequency is the same as the image frequency since the receiver folds
the image in-band. Fig. 5-26 plots measured receiver noise figure versus output fre-
quency for the receiver that uses a Q-enhanced image reject notch filter and operates
with two different image frequencies. The curve that has a large noise figure peak has
an image frequency that is the same as the notch frequency at 4.06 GHz. The curve
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Figure 5-26: Measured receiver noise figures at an intermediate frequency for notch fre-
quency at 4.06 GHz and images centered at 4.06 GHz and 6.83 GHz.
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that does not possess a similar peak has an image that is not at the notch frequency.
This latter curve comes from an image at 6.83 GHz that experiences less receiver
gain. This reduces its SNR and increases receiver noise figure to around 9 dB.
The Q-enhanced notch filter provides a deep but narrow notch at the image band.
This allows the WiGLAN parallel receiver to reject interferers that may fold in-band
and cause signal distortions. This notch filter also rejects input image noise but
since its notch bandwidth is narrow, a good portion of this noise still folds in-band.
However, it is not this input noise but the image noise contributions from the Q-
enhanced notch filter itself that severely degrade the receiver noise figure. Given this
realization, it would be best to avoid using a Q-enhanced notch filter. Without this
filter, certainly a little more input image noise folds in-band but a lot of filter image
noise goes away. The noise measurements without Q-enhancement approximate this
situation and predict that the receiver noise figure without a notch filter to be around
7 dB. Without the Q-enhanced notch filter, the receiver is once again susceptible to
image band interferers. However, since WiGLAN uses an image band that contains
the spectrum for a weak satellite signal, it is unlikely that any image interferer exists.
5.4 Summary
This chapter presents an area-efficient WiGLAN parallel receiver test chip. The chip
represents the application of the concepts presented in this thesis that include power
dissipation and area consumption models, SNR gain, and minimal power and area
circuits. The chapter gives an overview of the test chip and various measurement
setups. It then presents measured power dissipation and area consumption for the
test chip that validate the power dissipation and area consumption models and also
demonstrate the feasibility of an area-efficient LNA. Measurement results also indicate
that the Q-enhanced image reject notch filter contributes significant noise at the image
band. This image noise folds in-band and severely degrades the receiver noise figure.
Without interferers in the image band, removal of this filter should improve the noise
figure and not produce any signal distortion.
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Chapter 6
Conclusion and Future Work
This chapter reviews the major thesis contributions. These contributions confirm
that the thesis represents the first work to reduce power dissipation and area con-
sumption for multiple antenna RF circuits. Possible future research directions follow
this consideration and are extensions of SNR gain into other parts of the radio.
6.1 Thesis Contributions
This thesis presents an approach that applies SNR gain to reduce power dissipation
and area consumption for parallel receivers. The contributions from this thesis are as
follow.
* It develops parallel transceiver power dissipation and area consumption models
that illustrate the first effort to quantify the relationship between number of
antennas and power dissipation and area consumption for multiple antenna
systems.
The models incorporate propagation loss, RF circuit parameters that include
power dissipation, area consumption and noise, and bit error rate simulation re-
sults for a multiple antenna wireless LAN system. These models are general and
applicable to any multiple antenna system that exploits parallel subchannels.
" It shows that the combined transceiver power dissipation can actually decrease
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with more antennas.
This situation occurs when RF transmit signal power generation dominates
transceiver power dissipation and using additional transceivers increases SNR
gain. This observation is a surprising and non-intuitive result that comes from
the application of the power dissipation model with SNR gain.
* It determines an optimal number of antennas that represent the first multiple
antenna optimization based on transceiver power dissipation.
A balance exists between a decrease in parallel transceiver power dissipation
due to SNR gain and an increase in power dissipation due to multiple antenna
overhead. This produces a minimal point that reaps the benefits from multiple
antennas without wasting overhead. The model builds in a lower bound as it
uses bit error rate simulation results that specify a minimum number of antennas
necessary for a particular data and bit error rate. It adds an upper bound when
it includes overhead power dissipation. Together, these two bounds produce an
optimal number.
* It introduces concurrently with [17] the idea to apply SNR gain at the receiver to
lower power dissipation and area consumption but separately develops circuits
that enable this application.
Inherent in the balance is an application of SNR gain to lower RF transmit
signal power. When the transmit signal power is large, this tremendously low-
ers parallel transceiver power dissipation by lowering power dissipation at the
transmitter. When RF transmit signal power is already small or an area con-
straint limits a parallel transceiver design, the thesis applies a portion of SNR
gain to lower operating power and area consumption, respectively, for parallel
receivers, and does so through variable power and area-efficient low noise am-
plifiers. Depending on their percent consumption within a. receiver, lowering
power dissipation and area consumption for these circuits has the potential to
considerably reduce power dissipation and area consumption for a receiver.
144
* It implements the first multiple antenna parallel receiver RFIC that has been
optimized for area consumption.
SNR gain application for WiGLAN parallel receivers produces a 5.22-GHz test
chip that implements four independent receivers. Each area-efficient receiver is
less than 1 mm 2 and consists of a resistor-based low noise amplifier, mixer, and
local oscillator amplifier to reduce area consumption and uses a Q-enhanced
notch filter to reject the image frequency. Bias and control circuits along with
a global local oscillator amplifier supplies signal to all four receivers.
6.2 Future Research Directions
In addition to the discussions presented in this thesis, it is appropriate to consider how
SNR gain is applicable to other parts of a receiver. Afterall, SNR gain offsets noise
figure for an entire receiver and its application actually encompasses other receiver
circuits. It is desirable then to develop a variable power receiver that consists of a
low noise amplifier, mixer and other amplifiers that can lower its operating power.
The challenges for this approach include not only understanding how the parameters
for each circuit vary with power consumption but also how the interactions between
the circuits change at lower operating power. On the other hand, an area-efficient
receiver strictly based on SNR gain may not be possible. This thesis demonstrates
a receiver that achieves area-efficiency through the application of SNR gain and the
selection of receiver architecture and its input and output frequencies. In terms of
noise figure, besides the low noise amplifier, there is no direct relationship between
using on-chip inductors and noise for other circuits in a receiver.
At the transmitter, in a similar fashion to the receiver, it is desirable to lower
power dissipation for other circuits beside the power amplifier. In this situation, it is
necessary to develop a variable power transmitter. Such a transmitter most likely will
have the same concerns as that of a variable power receiver in terms of how circuit
paralmeters behave at lower power dissipation.
It, is also desirable to lower area consumption at the transmitter. Similar to
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a low noise amplifier, a power amplifier uses on-chip inductors Fig. 6-1 shows a
general power amplifier that is given in [65]. It consists of a common source amplifier
with its DC gate voltage and drain current supplied through inductors L 1 and L2.
The inductors, especially L2, are large in order to choke off RF signal to the power
supply. An output matching network that consists of reactive components matches
the amplifier's output to a load resistance RL that represents the antenna. If the
amplifier replaces its bias inductors with resistors, it increases its power dissipation
and decreases the signal power to the load as a portion of RF signal leaks to supply.
If it replaces inductors in the matching network, it degrades its power efficiency as
harmonics in addition to the fundamental signal power reach the load [65]. As a
result, the replacement of inductors decreases the efficiency for a power amplifier
such that at the same power dissipation, there is less generated RF transmit signal
power. SNR gain is applicable to offset this difference and its application has the
potential to reduce area consumption at the transmitter.
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